Speaker: Yu-Ju Cho 卓余儒 Advisor: Prof. An-Yeu Wu 吳安宇教授

Slides:



Advertisements
Similar presentations
OUTPUT INTERFACE – Microprocessor Asst. Prof. Dr. Choopan Rattanapoka and Asst. Prof. Dr. Suphot Chunwiphat.
Advertisements

TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
Basic I/O Interface A Course in Microprocessor
1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7. Optical Discs 10/01/20151Input/Output.
By, Prof. Tambe S. S. S.N.D. College of Engineering and Research Center Department of Electrical Engineering.
Microcontroller based system design Asst. Prof. Dr. Alper ŞİŞMAN.
Teachers Name : Suman Sarker Telecommunication Technology Subject Name : Microcontroller & Embedded System Subject Code : 6871 Semester : 7th Department.
SOC Consortium Course Material ASIC Logic Speaker: Lung-Hao Chang 張龍豪 Advisor: Prof. Andy Wu 吳安宇教授 May 21, 2003 National Taiwan University Adopted from.
S&IP Consortium Course Material Standard I/O and Core Peripherals Speaker: Tian-Sheuan Chang July, 2004.
SOC Consortium Course Material Core Peripherals National Taiwan University Adopted from National Chiao-Tung University IP Core Design.
Input-Output Organization
Embedded Network Interface (ENI). What is ENI? Embedded Network Interface Originally called DPO (Digital Product Option) card Printer without network.
Performed by: Yevgeny Safovich Yevgeny Zeldin Instructor: Yevgeni Rifkin המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Speaker: Yu-Ju Cho 卓余儒 Advisor: Prof. Andy Wu 吳安宇教授
Lecture 4 General-Purpose Input/Output NCHUEE 720A Lab Prof. Jichiang Tsai.
Memory Organisation & Modes of Operations By: Prof. Mahendra B. Salunke Asst. Prof., Department of Computer Engg, SITS, Pune-41
System on a Programmable Chip (System on a Reprogrammable Chip)
The 8085A is a general-purpose microprocessor with low hardware overhead requirements. Within the 8085A are contained the functions of clock generation,
8255 Programmable Peripheral Interface
Computer Organization
16F877A.
ATLAS Pre-Production ROD Status SCT Version
PROGRAMMABLE PERIPHERAL INTERFACE -8255
CS4101 嵌入式系統概論 General Purpose IO
ARM Embedded Systems
Everybody.
I/O SYSTEMS MANAGEMENT Krishna Kumar Ahirwar ( )
Input/Output Ports and Interfacing
Microcontrollers & GPIO
CSNB COMPUTER SYSTEM CHAPTER 1 INTRODUCTION CSNB153 computer system.
UNIT – Microcontroller.
Refer to Chapter 10 in the reference book
Diagram of microprocessor interface with IO devices
General Purpose I/O.
Input/Output.
NS Training Hardware.
DIGITAL CALCULATOR USING 8051
CS4101 嵌入式系統概論 General Purpose IO
90-30 DeviceNet configuration
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
The 8255 Programmable Peripheral Interface
BVM Engineering College Electrical Engineering Department : Microprocessor and Microcontroller Interfacing Interrupts of 8051 Prepared by:
8259-programmable interrupt controller
DMA CONTROLLER 8257 Features: It is a 4-channel DMA.
STM Arm I/O Programming
Number Representations and Basic Processor Architecture
PROGRAMMABLE PERIPHERAL INTERFACE -8255
SPI Protocol and DAC Interfacing
8255.
FPro Bus Protocol and MMIO Slot Specification
Memory Devices on DE2-115 Digital Circuit Lab TA: Po-Chen Wu.
Parallel communication interface 8255
8237 DMA CONTROLLER.
Architecture & Support Components
Speaker: Tian-Sheuan Chang July, 2004
8237 DMA CONTROLLER.
8259 Programmable Interrupt Controller
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Programmable Peripheral Interface
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
8051 Micro Controller.
UNIT-III Pin Diagram Of 8086
Wireless Embedded Systems
By Prof .A. ARPUTHARAJ Department of Electronics St. Josephs college
Speaker: Yu-Ju Cho 卓余儒 Advisor: Prof. An-Yeu Wu 吳安宇教授
Jazan University, Jazan KSA
Lab 8 On-Chip Bus R 林政廷 R 林耿賢.
Microprocessor I 7/18/2019.
A CCESSING I/O DEVICES. I/O devices accessed through I/O interface. Requirements for I/O interface: –CPU communication –Device communication –Data buffering.
Presentation transcript:

External I/O Control -Using the GPIO Unit to Control the External I/O Devices Speaker: Yu-Ju Cho 卓余儒 Advisor: Prof. An-Yeu Wu 吳安宇教授 National Taiwan University

Goal of This Lab Understand the operation mechanism of a GPIO (General Purpose Input/Output) unit Design a GPIO and verify the design on the Logic Module Learn the method of connecting an external I/O device to the ARM Integrator Platform Employ the GPIO to control the external I/O device.

ARM PrimeCell GPIO General Purpose Input/Output (GPIO) The GPIO is an AMBA slave module that connects to the APB. Which has 16 pins organized into two 8-bit ports.

The block diagram of GPIO

Functional Overview The data direction register is 8 bits wide, and is programmed to select whether each individual input/output pin is configured as an input or an output. The data register is 8 bits wide, and is used to read the value input on those pins are configured as input, and program the value output on the output pins.

AMBA APB interface The AMBA APB group narrow-bus peripherals to avoid loading the system bus, and provides an interface using memory-mapped registers.

Programmer’s model

Memory Address The base address of the PrimeCell GPIO is not fixed, and may be different for any particular system. But the offset of any particular register is fixed

Data Direction Register GPIOPADDR is the port A data direction register. Bits set in GPIOPADDR will set the corresponding pin in PORT A to be an output. Clearing a bit configures the pin to be an input. GPIOPBDDR is the port B data direction register. Bits cleared in GPIOPBDDR will set the corresponding pin in PORT B to be an output. Setting a bit configures the pin to be an input

GPIO Operation Write Operation

GPIO Operation (cont.) Read Operation

Connect an external device to the ARM Integrator

The Prototyping Grids on LM

Pin Names of FPGA

Pin Assignment for Port A GPIO1XPA[0] : LOCATION = Pin_Y24 GPIO1XPA[1] : LOCATION = Pin_AA24 GPIO1XPA[2] : LOCATION = Pin_AB24 GPIO1XPA[3] : LOCATION = Pin_Y23 GPIO1XPA[4] : LOCATION = Pin_AA23 GPIO1XPA[5] : LOCATION = Pin_AB23 GPIO1XPA[6] : LOCATION = Pin_AD23 GPIO1XPA[7] : LOCATION = Pin_AC22

Pin Assignment for Port B GPIO1XPB[0] : LOCATION = Pin_AD22 GPIO1XPB[1] : LOCATION = Pin_AC21 GPIO1XPB[2] : LOCATION = Pin_AD21 GPIO1XPB[3] : LOCATION = Pin_W20 GPIO1XPB[4] : LOCATION = Pin_Y20 GPIO1XPB[5] : LOCATION = Pin_AA20 GPIO1XPB[6] : LOCATION = Pin_AB20 GPIO1XPB[7] : LOCATION = Pin_AC20 GPIO1XPB[8] : LOCATION = Pin_AD20 GPIO1XPB[9] : LOCATION = Pin_Y19 CTRLCLK2[6] : LOCATION = Pin_K18

References ARM PrimeCell General Purpose Input/Output (PL060) Technical Reference Manual (ARM DDI 0142B). Zong-xin Lin, “Design of an ARM-based System-on-Chip for Real-time QRS Detection in Electrocardiogram,” master thesis, Department of Electrical Engineering, Chang Gung University, Taiwan, June 2003.