1 Electronics Simulation in the Photon Transport Monte Carlo Preamp model Receiver/discriminator circuit CAFÉ driver circuit model Examples Summary January.

Slides:



Advertisements
Similar presentations
TWO STEP EQUATIONS 1. SOLVE FOR X 2. DO THE ADDITION STEP FIRST
Advertisements

ECE555 Lecture 5 Nam Sung Kim University of Wisconsin – Madison
Principles & Applications Small-Signal Amplifiers
1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing.
1 Copyright © 2013 Elsevier Inc. All rights reserved. Appendix 01.
1 Copyright © 2010, Elsevier Inc. All rights Reserved Fig 2.1 Chapter 2.
By D. Fisher Geometric Transformations. Reflection, Rotation, or Translation 1.
Fixture Measurements Doug Rytting.
UNITED NATIONS Shipment Details Report – January 2006.
Business Transaction Management Software for Application Coordination 1 Business Processes and Coordination.
FIGURE 3.1 System for illustrating Boolean applications to control.
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Title Subtitle.
0 - 0.
DIVIDING INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.
MULTIPLYING MONOMIALS TIMES POLYNOMIALS (DISTRIBUTIVE PROPERTY)
ADDING INTEGERS 1. POS. + POS. = POS. 2. NEG. + NEG. = NEG. 3. POS. + NEG. OR NEG. + POS. SUBTRACT TAKE SIGN OF BIGGER ABSOLUTE VALUE.
SUBTRACTING INTEGERS 1. CHANGE THE SUBTRACTION SIGN TO ADDITION
MULT. INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.
Addition Facts
Year 6 mental test 10 second questions
IMPROVING DIRECT TORQUE CONTROL USING MATRIX CONVERTERS Technical University of Catalonia. Electronics Engineering Department. Colom 1, Terrassa 08222,
Who Wants To Be A Millionaire? Decimal Edition Question 1.
ZMQS ZMQS
Geant 4 simulation of the DEPFET beam test Daniel Scheirich, Peter Kodyš, Zdeněk Doležal, Pavel Řezníček Faculty of Mathematics and Physics Charles University,
Control and Feedback Introduction Open-loop and Closed-loop Systems
Break Time Remaining 10:00.
Introduction to Electronic Circuit Design
Chapter 4 Gates and Circuits.
Chapter 4 Gates and Circuits.
CMOS Logic Circuits.
W. G. Oldham EECS 40 Fall 2001 Lecture 3 Copyright Regents of University of California 1 Who needs to take EE 40: EECS majors and those transferring into.
The scale of IC design Small-scale integrated, SSI: gate number usually less than 10 in a IC. Medium-scale integrated, MSI: gate number ~10-100, can operate.
Digital Components Introduction Gate Characteristics Logic Families
Exclusive-OR and Exclusive-NOR Gates
DAQmx下多點(Multi-channels)訊號量測
VOORBLAD.
Chapter 4 Gates and Circuits.
April 28th, 2011Timing Workshop, Chicago Paul Scherrer Institute Limiting factors in Switched Capacitor Arrays Sampling speed, Timing accuracy, Readout.
Factor P 16 8(8-5ab) 4(d² + 4) 3rs(2r – s) 15cd(1 + 2cd) 8(4a² + 3b²)
Sets Sets © 2005 Richard A. Medeiros next Patterns.
Addition 1’s to 20.
Model and Relationships 6 M 1 M M M M M M M M M M M M M M M M
25 seconds left…...
Slippery Slope
Test B, 100 Subtraction Facts
Week 1.
We will resume in: 25 Minutes.
FIGURE 12-1 Op-amp symbols and packages.
Clock will move after 1 minute
Interfacing to the Analog World
1 Unit 1 Kinematics Chapter 1 Day
PSSA Preparation.
Practical Considerations for Digital Design
Multivibrators and the 555 Timer
Select a time to count down from the clock above
Chapter 30 Induction and Inductance In this chapter we will study the following topics: -Faraday’s law of induction -Lenz’s rule -Electric field induced.
Math Review with Matlab:
ECE 424 – Introduction to VLSI
1 TOF Aging Issues Pre-history Operating history Observations related to gain loss Impact on timing resolution Possible courses of action April 6, 2006.
Time-of-Flight at CDF Matthew Jones August 19, 2004.
Tests with JT0623 & JT0947 at Indiana University Nagoya PMT database test results for JT0623 at 3220V: This tube has somewhat higher than usual gain. 5×10.
Photon Transport Monte Carlo September 27, 2004 Matthew Jones/Riei IshizikiPurdue University Overview Physical processes PMT and electronics response Some.
Status of the TOF Detector
BESIII EMC electronics
Presentation transcript:

1 Electronics Simulation in the Photon Transport Monte Carlo Preamp model Receiver/discriminator circuit CAFÉ driver circuit model Examples Summary January 31, 2005 – last update: Jan 30 Matthew Jones/Riei IshizikiPurdue University

2 Preamp Model So far, the effect of the preamp has been ignored, although some degradation in rise-time was included. This was just a wild guess. Need a good preamp model to relate anode charge to output of ADC… Particularly important for large pulses. Best studied using SPICE simulation of preamp circuit. Useful check of schematics for the NIM paper.

3 Preamp Model Model for PMT driving preamp Model for PMT driving 50 load Preamp (See CDF Note 5358)CDF Note 5358

4 Preamp Model Important to validate the simulation by comparing with real preamp. Input pulse: –Gaussian, 1.5ns width, typically 0.01 nC –0.01 nC corresponds to 2080 p.e. when the PMT gain is 3x10 4 Allows comparison with preamp checkout measurements performed with charge injector.

5 Preamp Model Response to 0.01 nC pulse 50 load, 50 mV/div preamp, 50 mV/div output, 500 mV/div

6 Preamp Model Response to 0.05 nC pulse 50 load, 200 mV/div preamp, 200 mV/div output, 1 V/div Soft saturation properly modeled

7 Preamp Model Gain response parameterized as in CDF Note 5362: CDF Note 5362 High gain region Soft saturation Hard saturation 27 ± C 37 ± C 47 ± C 57 ± C

8 Preamp Model Measured parameters: Simulation:

9 Preamp Model Comparison of gain parameters with measured distributions: Small signal differential gain Large signal differential gain Gain switching threshold Width of gain switching region SPICE model

10 Preamp Model Comparison of node voltages: Small differences are not likely to affect small signal gain.

11 Preamp Model Probable unknowns: –Supply voltages in the detector Measure them next time the plugs are open –Temperature in the detector –No simulation of parasitic capacitance –Parameters for gain switching diode model Qualitative behavior seems reasonable. Small signal response agrees well with measurements and should be adequately described.

12 Preamp Model SPICE3 simulation now interfaced with photon transport Monte Carlo: Response to 1 MIP through bar at z=0. This is an important achievement!

13 Receiver/discriminator model Preamp sub-circuit Input to AD96687 comparator AD8131 model PMT + base model Input to CAFÉ driver

14 CAFÉ Driver Circuit Model Input pulse CAFÉ model ECL output model Gate

15 TOAD Electronics Still should perform more validation: –Compare with production TOAD board node voltages –Still not simulating signal cable (22 m attenuation length) and RF transformer –Need to determine phase of CAFÉ clock –Include parasitic capacitances on TOAD and connector inductances to CAFÉ card

16 Software Interface Interfaced with photon transport MC: –PMT class constructs SPICE3 model for current pulse at the anode. –System call to invoke SPICE3 with circuit models –Output vectors read from binary file –Currently stored as non-persistent TGraph objects Simulation is fast (few seconds) compared with photon propagation

17 Example: 1 MIP at z=100 cm Voltage pulse at preamp input Voltage pulse at preamp output Discriminator input CAFÉ driver input CAFÉ driver gate Current into CAFE about 2000 ADC counts

18 Another example: Two tracks hit simultaneously at z=100 cm and z=-50cm:

19 Yet another example: Two tracks in different 132 ns bunch crossings:

20 Electronics Simulation It is now possible to study: –Absolute scale of discriminator threshold –Functional form of time slewing correction –ADC bias due to multiple hits –Baseline shifts from hits in earlier bunch crossings (luminosity dependence of ADC) –ADC response to monopoles, MIPs, etc. Limiting factors will probably come from the PMT parameters (photocathode sensitivity, absolute gain) and scintillator.

21 Summary SPICE3 models: –Preamp: good shape now –Discriminator: should be okay Use simulation instead of parameterized model? Need to check threshold circuit in more detail. –CAFE driver: Predicted ADC counts have the right order of magnitude! Still need to work out the phase of the CAFÉ integration gate Now we will have to subtract pedestals in the simulation Real limitation probably comes from things we cant measure (PMT and scintillator properties).