DC trigger Present DC design Lab tests and implementation.

Slides:



Advertisements
Similar presentations
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
Advertisements

24 September 2002Paul Dauncey1 Trigger issues for the CALICE beam test Paul Dauncey Imperial College London, UK.
DCZ status & results B A B AR Trigger Workshop, December 2004 Jamie Boyd University of Bristol for the Trigger Upgrade Group.
Y. Karadzhov MICE Video Conference Thu April 9 Slide 1 Absolute Time Calibration Method General description of the TOF DAQ setup For the TOF Data Acquisition.
Octal ASD Certification Tests at Michigan J. Chapman, Tiesheng Dai, & Tuan Bui August 30, CERN.
CS3350B Computer Architecture Winter 2015 Lecture 5.2: State Circuits: Circuits that Remember Marc Moreno Maza [Adapted.
An Asynchronous Level-1 Tracking Trigger for Future LHC Detector Upgrades A. Madorsky, D. Acosta University of Florida/Physics, POB , Gainesville,
Feb 10, 2005 S. Kahn -- Pid Detectors in G4MicePage 1 Pid Detector Implementation in G4Mice Steve Kahn Brookhaven National Lab 10 Feb 2005.
Status of TPC experiment ---- Online & Offline M. Niiyama H. Fujimura D.S. Ahn W.C. Chang.
STGC Trigger Demonstrator sTGC Trigger Demonstrator ATLAS Israel Annual Meeting 30 December 2012 Lorne Levinson, Julia Narevicius, Alex Roich, Meir Shoa,
Beam Tests of 3D Vertically Interconnected Prototypes Matthew Jones (Purdue University) Grzegorz Deptuch, Scott Holm, Ryan Rivera, Lorenzo Uplegger (FNAL)
Shashlyk FE-DAQ requirements Pavel Semenov IHEP, Protvino on behalf of the IHEP PANDA group PANDA FE-DAQ workshop, Bodenmais April 2009.
January 31, MICE DAQ MICE and ISIS Introduction MICE Detector Front End Electronics Software and MICE DAQ Architecture MICE Triggers Status and Schedule.
A. Meneguzzo Padova University & INFN Validation and Performance of the CMS Barrel Muon Drift Chambers with Cosmic Rays A. Meneguzzo Padova University.
Jefferson Laboratory Hall A SuperBigBite Spectrometer Data Acquisition System Alexandre Camsonne APS DNP 2013 October 24 th 2013 Hall A Jefferson Laboratory.
RPC Timing Results with Final Splitters Gianpaolo Carlino INFN Napoli The Napoli RPC Group: M.Alviggi, V. Canale, M. Caprio, G.C., R. de Asmundis, M. Della.
Radioactive source and cosmic-ray test for the MWPC Davide Pinci on behalf of the Frascati-Roma1 MWPC group.
CLAS12 Trigger System part1: Level1 EC Revision 1, Feb 7, 2007.
RD51 GEM Telescope: results from June 2010 test beam and work in progress Matteo Alfonsi on behalf of CERN GDD group and Siena/PISA INFN group.
Siena, May A.Tonazzo –Performance of ATLAS MDT chambers /1 Performance of BIL tracking chambers for the ATLAS muon spectrometer A.Baroncelli,
A. Tsirigotis Hellenic Open University N eutrino E xtended S ubmarine T elescope with O ceanographic R esearch Reconstruction, Background Rejection Tools.
SuperB DAQ U. Marconi Padova 23/01/09. Bunch crossing: 450 MHz L1 Output rate: 150 kHz L1 Triggering Detectors: EC, DC The Level 1 trigger has the task.
P. Branchini (INFN Roma 3) Involved Group: INFN-Roma1 V. Bocci, INFN-Roma3 INFN-Na.
SUPERB TRIGGER …. A. BUDANO – INFN ROMA 3 ON BEHALF OF ROMA1, ROMA3, LNF, NA 2 nd SuperB Collaboration INFN-LNF December 2011.
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
A. Calcaterra, R. de Sangro, G. Felici, G. Finocchiaro, P. Patteri, M. Piccolo INFN LNF XIII SuperB General Meeting DCH-I parallel session Elba, 30 May.
DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.
STT Detector risk’s assessment. STT detector work packages Straw Tubes modules Straw Tracker mechanics Front-End Electronics Analog electronics Digital.
Some thoughs about trigger/DAQ … Dominique Breton (C.Beigbeder, G.Dubois-Felsmann, S.Luitz) SuperB meeting – La Biodola – June 2008.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Results with the RPC system of OPERA and perspectives
High Energy Physics experiments.
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
FSC status and plans Pavel Semenov IHEP, Protvino
ATLAS calorimeter and topological trigger upgrades for Phase 1
Electronics Trigger and DAQ CERN meeting summary.
STT Detector risk’s assessment
CERN meeting report, and more … D. Breton
Trigger, DAQ and Online Closeout
Clocks A clock is a free-running signal with a cycle time.
Preliminary considerations on the strip readout chip for SVT
L0TP studies Clock and distribution Scheme Busy handling
Sector logic firmware and G-link Merger board designs
ETD meeting Electronic design for the barrel : Front end chip and TDC
ETD/Online Report D. Breton, U. Marconi, S. Luitz
AFE II Status First board under test!!.
DCH FEE 28 chs DCH prototype FEE &
L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia
Electronics, Trigger and DAQ for SuperB
GLAST LAT tracker signal simulation and trigger timing study
PADME L0 Trigger Processor
Trigger, DAQ, & Online: Perspectives on Electronics
PCAL Cosmic Ray Tests Progress Report C. Smith μ U V W MODULE 2
DC trigger test Present layout Trigger electronics
DC trigger test Trigger electronics Experience with cosmic
EMC Electronics and Trigger Review and Trigger Plan
Inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #21 State Elements: Circuits that Remember Hello to James Muerle in the.
Sergey Abrahamyan Yerevan Physics Institute APEX collaboration
L1 Trigger Strategy Ted Liu, Lawrence Berkeley Lab
Trigger status Fan-out Trigger processor
SVT detector electronics
Perugia – IX SuperB General Meeting G. Finocchiaro INFN-LNF
Trigger issues for the CALICE beam test
Cosmic ray test of RPC for the ATLAS experiment
The Trigger System Marco Grassi INFN - Pisa
Resistive Plate Chambers performance with Cosmic Rays
Report from LNF Perugia, DCH II 17 June 2009
SVT detector electronics
U. Marconi, D. Breton, S. Luitz
Instructor: Michael Greenbaum
Presentation transcript:

DC trigger Present DC design Lab tests and implementation. Paolo Branchini – INFN Roma 3

Let’s remember the specs in SuperB Baseline: re-implement BaBar L1 trigger with some improvements Shorter latency (~6us instead of 12us) Higher sampling frequencies (DCH and EMC) 2-d map for calorimeter Possible additions SVT trigger What about the TOF ? (in DELPHI we used it in the trigger) Bhabha Veto Do we need an absolute time stamp at the trigger level? Challenge To keep the event loss due to dead time below 1% => a maximum of ~70ns “per- event dead time” is allowed in trigger and FCTS Other considerations What goes in L1, what in L3, what’s the optimum? 150kHz Exponential Inter-arrival time pdf. Luitz 2010

DC Architecture

DC SuperB present design SL1 SL2 SL3 SL4 SL5 SL6 SL7 SL8 SL9 SL10 TOT Planes 4 Type A U V #wires 736 864 496 560 624 688 752 816 896 960 7392 #TSF 64 opt 12 14 8 9 10 11 13 15 118 #NDCB 64 opt 1 Number of wire could change due to internal radius uncertainties. The 64 TSF layout depends on the form factor of the FE board used at the moment a conservative assumption has been made (i.e. 6U VME form factor)

What we have done so far We have profitted of the LNF DC prototype to insert our eltx. We have built our own RF emulator, clocked discriminators and used them all offline to setup a trigger algorithm (inspired by BaBar). We have implemented the trigger algorithm on a Virtex 6 demo board.

Trigger setup Clocked discriminator Discriminator Ring Oscillator

RF emulator needed @tbeam We have also built a ring oscillator to emulate RF when a machine trigger occurs. And a transition board to feed Virtex6 demo board with LVDS signals.

TSF (Track Segment Finder) 4 pattern for a fixed pivot tube. The other 4 pattern can be found via a parity transformation. So in this example there are 8 patterns per pivot tube and 4 pivot tubes. In total 32 combinations. P P P P

Analog and discriminated signals

Triggered by scintillators Results (flash adc distribution left side vs discriminated one right side) Right side DC wave Form distribution left side clocked discriminator distribution Triggered by scintillators

DC trigger It’s based on track segment The track segment is defined by 4 contiguous hits in neighbouring layers. Drift signal is stretched by one drift time (500 ns) in order to allora time coincidences. When at least a TSF is found a trigger is asserted. We collect this information using the DC daq provided by Riccardo De Sangro.

ID for Serial Track outcome Tracks_pattern Track 1 Track 2 Track 3 Track 4 Track 40 Start 20 ns i-th tick after the start pulse is fired when i-th look-up table. Simultaneous tracks can be detected. Serial Track i-th first hit outcome Hit_Tracks The width of the pulse is proportional to the number of the track n, in which the first hit is detected. If there are simultaneous hits the track with lower value of n has priority. 20 ns + n*20ns The rising edge of the Hit_Tracks signal is a copy of a synchronized and delayed version of the rising edge of the first hit signal of the track

Hit 1 stretched Hit 1 from DC Synchronizer Strecher (480 ns) Hit 1 stretched Hit 2 stretched Hit 2 from DC Synchronizer Strecher (480 ns) Hit 2 stretched Track 1 Hit 9 stretched Hit 10 stretched Hit 28 from DC Synchronizer Strecher (480 ns) Hit 28 stretched Hit 18 stretched Hit 19 stretched Track 40 Hit 27 stretched Hit 28 stretched Hit 1 stretched Hit 2 stretched Track 1 Hits or Delay (480 ns) Hit 9 stretched Track 1_first Hit Track 1 Strecher (2240 ns) Hit 10 stretched Track i-th first Hit has information of the first hit phase of the tracks i-th Hit 18 stretched Hit 19 stretched Track 40 Hits or Delay (480 ns) Hit 27 stretched Track 40_first Hit Track 40 Strecher (2240 ns) Hit 28 stretched

Board 1 Triggered track Example 1 Trigger Time Board 2 Board 3 Board 4

Board 1 Triggered track Example 2 Trigger Time Board 2 Board 3 Board 4

Trigger time occurs at about 900 ns Board 1 Triggered track Example 3 Trigger Time Board 2 Board 3 Trigger time occurs at about 900 ns Board 4

To be compared with …… Trigger time occurs at about 250 ns TSF latency 750 ns in this implementation

Board 1 Board 2 Board 3 Board 4

Look up tables (cosmic)

Timing resolution (cosmic)