Recursive Page Table Lookup in the x86

Slides:



Advertisements
Similar presentations
Memory Management and RMAP VM of 2.6 By A.R.Karthick )
Advertisements

 Just as processes share the CPU, they also share physical memory. This section is about mechanisms for doing that sharing. EXAMPLE OF MEMORY USAGE Calculation.
4/14/2017 Discussed Earlier segmentation - the process address space is divided into logical pieces called segments. The following are the example of types.
Kevin Walsh CS 3410, Spring 2010 Computer Science Cornell University Virtual Memory 2 P & H Chapter
Chapter 10 – Virtual Memory Organization Outline 10.1 Introduction 10.2Virtual Memory: Basic Concepts 10.3Block Mapping 10.4Paging Paging Address.
Memory Problems Prof. Sin-Min Lee Department of Mathematics and Computer Sciences.
Translation Buffers (TLB’s)
CS 140 Lecture Notes: Virtual MemorySlide 1 Load-Time Relocation Process 1 0 ∞ Process 3 Operating System Process 6.
Answers to the VM Problems Spring First question A computer has 32 bit addresses and a virtual memory with a page size of 8 kilobytes.  How many.
1 Tuesday, July 04, 2006 "Programs expand to fill the memory available to hold them." - Modified Parkinson’s Law.
Virtual Memory By: Dinouje Fahih. Definition of Virtual Memory Virtual memory is a concept that, allows a computer and its operating system, to use a.
Week 7 February 17, 2004 Adrienne Noble. Important Dates Due Monday, Feb 23 Homework 7 Due Wednesday, Feb 25 Project 3 Due Friday, Feb 27 Homework 8.
Memory Management Ch.8.
Address Translation Mechanism of 80386
Paging Examples Assume a page size of 1K and a 15-bit logical address space. How many pages are in the system?
8.1 Silberschatz, Galvin and Gagne ©2009 Operating System Concepts with Java – 8 th Edition Chapter 08 Main Memory (Page table questions)
Computer Architecture Lecture 28 Fasih ur Rehman.
Silberschatz, Galvin and Gagne  2002 Modified for CSCI 399, Royden, Operating System Concepts Operating Systems Lecture 34 Paging Implementation.
Paging Example What is the data corresponding to the logical address below:
CGS 3763 Operating Systems Concepts Spring 2013 Dan C. Marinescu Office: HEC 304 Office hours: M-Wd 11: :30 AM.
1 Recitation #9, Section F, , Sp 06 Virtual memory Reminders: Quiz today: virtual memory Shell Lab due Thursday TA: Jernej Barbic Modified from:
Virtual Memory 1 1.
Memory Management in Pentium Harshad Kasture (01D07033) Saurabh Goyal (01D07035)
Windows XP & Vista Memory Management
Chapter 91 Logical Address in Paging  Page size always chosen as a power of 2.  Example: if 16 bit addresses are used and page size = 1K, we need 10.
Lab4: Virtual Memory CS 3410 : Computer System Organization & Programming Spring 2015.
Lecture 19 Virtual Memory Demand Paging. Background Virtual memory – separation of user logical memory from physical memory. –Only part of the program.
Page Table Implementation. Readings r Silbershatz et al:
X86 (32-bit) Paging Reference –text: Tanenbaum ch.4.3 Reference on Win2K memory management –text: Tanenbaum ch
CS 140 Lecture Notes: Virtual MemorySlide 1 Load-Time Relocation Process 1 0 ∞ Process 3 Operating System Process 6.
CGS 3763 Operating Systems Concepts Spring 2013 Dan C. Marinescu Office: HEC 304 Office hours: M-Wd 11: :30 AM.
Silberschatz, Galvin and Gagne  2002 Modified for CSCI 399, Royden, Operating System Concepts Operating Systems Lecture 33 Paging Read Ch. 9.4.
Main Memory: Paging and Segmentation CSSE 332 Operating Systems Rose-Hulman Institute of Technology.
Memory Management & Virtual Memory. Hierarchy Cache Memory : Provide invisible speedup to main memory.
COMP 3500 Introduction to Operating Systems Paging: Basic Method Dr. Xiao Qin Auburn University Slides.
Memory: Page Table Structure CSSE 332 Operating Systems Rose-Hulman Institute of Technology.
Chapter 20 Smaller Tables Chien-Chung Shen CIS, UD
Introduction to Paging. Readings r 4.3 of the text book.
Computer Architecture Lecture 12: Virtual Memory I
Memory: Page Table Structure
CS 140 Lecture Notes: Virtual Memory
Section 8 Address Translation March 10th, 2017 Taught by Joshua Don.
Lecture Topics: 11/19 Paging Page tables Memory protection, validation
CS703 - Advanced Operating Systems
Address Translation Mechanism of 80386
CSE 153 Design of Operating Systems Winter 2018
CS 140 Lecture Notes: Virtual Memory
Virtual Memory 3 Hakim Weatherspoon CS 3410, Spring 2011
Paging Lecture November 2018.
FIGURE 12-1 Memory Hierarchy
Lecture 32 Syed Mansoor Sarwar
CPSC 457 Operating Systems
CS 140 Lecture Notes: Virtual Memory
Lecture 36 Syed Mansoor Sarwar
Lecture 33 Syed Mansoor Sarwar
Virtual Memory.
So far in memory management…
Introduction to the Pentium’s support for “virtual” memory
Lecture 34 Syed Mansoor Sarwar
Page Table Implementations
Translation Lookaside Buffers
Paging and Segmentation
Paging Memory Relocation and Fragmentation Paging
CSE 153 Design of Operating Systems Winter 2019
CS 140 Lecture Notes: Virtual Memory
4.3 Virtual Memory.
CS703 - Advanced Operating Systems
CS 444/544 Operating Systems II Virtual Memory Translation
CS444/544 Operating Systems II Virtual Memory
Virtual Memory 1 1.
Presentation transcript:

Recursive Page Table Lookup in the x86 CSCE 410/611 Recursive Page Table Lookup in the x86 How to access PDEs and PTEs in virtual memory? RECAP: Address Translation in the x86 Accessing PTEs and PDEs? Addressing a PTE using RPTL Addressing a PDE using RPTL Recursive Page Table Lookup

RECAP: Logical Address Translation in x86 CSCE 410/611 RECAP: Logical Address Translation in x86 CPU X (10bit) X (10bit) Y (10bit) Y (10bit) D (12bit) D (12bit) PTBR page directory X PDE page table page Y frame in phys. memory PTE D mem loc Mantra: “PDE => PTE => Memory Location” Recursive Page Table Lookup

Accessing PTEs and PDEs?! CSCE 410/611 Accessing PTEs and PDEs?! CPU X (10bit) ?!?! FPTP (20bit) Y (10bit) ?!?! D (12bit) Y (10bit) 00 Phys. Address of entry: FPTP | Y | 00 PTBR page directory X FPTP CPU issues logical addresses!! PDE FPTP page table page Y frame in phys. memory PTE D Modify this entry?! mem loc Mantra: “PDE => PTE => Memory Location” Recursive Page Table Lookup

Addressing a PTE using Recursive Table Lookup CSCE 410/611 Addressing a PTE using Recursive Table Lookup CPU X(10bit) Y (10bit) 1023 (10bit) 1023 (10bit) X (10bit) X (10bit) Y (10bit) Y (10bit) 00 00 PTBR FPD page directory FPTP FPDP page table page 1023 PTE PTE FPD Mantra: “PDE => PTE => Memory Location” Recursive Page Table Lookup

Addressing a PTE using Recursive Table Lookup CSCE 410/611 Addressing a PTE using Recursive Table Lookup CPU X(10bit) Y (10bit) 1023 (10bit) 1023 (10bit) X (10bit) Y (10bit) 00 PTBR FPD page directory FPTP FPDP page table page 1023 PTE PTE FPD Mantra: “PDE => PTE => Memory Location” Recursive Page Table Lookup

Addressing a PTE using Recursive Table Lookup CSCE 410/611 Addressing a PTE using Recursive Table Lookup CPU X(10bit) Y (10bit) 1023 (10bit) 1023 (10bit) X (10bit) X (10bit) Y (10bit) 00 PTBR FPD page directory X FPTP FPDP page table page 1023 PTE PTE FPD Mantra: “PDE => PTE => Memory Location” Recursive Page Table Lookup

Addressing a PTE using Recursive Table Lookup CSCE 410/611 Addressing a PTE using Recursive Table Lookup CPU X(10bit) Y (10bit) 1023 (10bit) 1023 (10bit) X (10bit) X (10bit) Y (10bit) Y (10bit) 00 00 PTBR FPD page directory X FPTP FPDP page table page 1023 Y*4 frame in phys. memory PTE PTE FPD Mantra: “PDE => PTE => Memory Location” Recursive Page Table Lookup

Addressing a PDE using Recursive Table Lookup CSCE 410/611 Addressing a PDE using Recursive Table Lookup CPU X(10bit) 1023 (10bit) 1023 (10bit) X (10bit) 00 PTBR FPD PDE PDE 1023 1023 FPD Mantra: “PDE => PTE => Memory Location” Recursive Page Table Lookup

Addressing a PDE using Recursive Table Lookup CSCE 410/611 Addressing a PDE using Recursive Table Lookup CPU X(10bit) 1023 (10bit) 1023 (10bit) 1023 (10bit) X (10bit) 00 PTBR FPD PDE PDE 1023 1023 FPD Mantra: “PDE => PTE => Memory Location” Recursive Page Table Lookup

Addressing a PDE using Recursive Table Lookup CSCE 410/611 Addressing a PDE using Recursive Table Lookup CPU X(10bit) 1023 (10bit) 1023 (10bit) 1023 (10bit) 1023 (10bit) X (10bit) 00 PTBR FPD PDE PDE 1023 1023 FPD Mantra: “PDE => PTE => Memory Location” Recursive Page Table Lookup

Addressing a PDE using Recursive Table Lookup CSCE 410/611 Addressing a PDE using Recursive Table Lookup CPU X(10bit) 1023 (10bit) 1023 (10bit) 1023 (10bit) 1023 (10bit) X (10bit) X (10bit) 00 00 PTBR FPD X*4 PDE PDE 1023 1023 FPD Mantra: “PDE => PTE => Memory Location” Recursive Page Table Lookup

Memory Usage of Recursive Table Lookup CSCE 410/611 Memory Usage of Recursive Table Lookup logical address space FPD page table 4MB Page Directory Recursive Page Table Lookup

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2025 SlidePlayer.com. Inc. All rights reserved.