Theorems on Redundancy Identification

Slides:



Advertisements
Similar presentations
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 121 Lecture 12 Advanced Combinational ATPG Algorithms  FAN – Multiple Backtrace (1983)  TOPS – Dominators.
Advertisements

Appendix: Other ATPG algorithms 1. TOPS – Dominators Kirkland and Mercer (1987) n Dominator of g – all paths from g to PO must pass through the dominator.
10/28/2009VLSI Design & Test Seminar1 Diagnostic Tests and Full- Response Fault Dictionary Vishwani D. Agrawal ECE Dept., Auburn University Auburn, AL.
9-Oct-2002Prasad et al., ITC'021 A New Algorithm for Global Fault Collapsing into Equivalence and Dominance Sets A. V. S. S. Prasad Agere Systems, Bangalore.
Copyright 2001, Agrawal & BushnellLecture 3b: Testability Analysis1 VLSI Testing Lecture 3b: Testability Analysis n Definition n Controllability and observability.
Global Flow Optimization (GFO) in Automatic Logic Design “ TCAD91 ” by C. Leonard Berman & Louise H. Trevillyan CAD Group Meeting Prepared by Ray Cheung.
Partial Implications, etc.
3/30/05Agrawal: Implication Graphs1 Implication Graphs and Logic Testing Vishwani D. Agrawal James J. Danaher Professor Dept. of ECE, Auburn University.
Jan. 29, 2002Gaur, et al.: DELTA'021 A New Transitive Closure Algorithm with Application to Redundancy Identification Vivek Gaur Avant! Corp., Fremont,
A Diagnostic Test Generation System Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA Nov. 3rdITC
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 8alt1 Lecture 8 Testability Measures n Definition n Controllability and observability n SCOAP measures.
6/11/2015A Fault-Independent etc…1 A Fault-Independent Transitive Closure Algorithm for Redundancy Identification Vishal J. Mehta Kunal K. Dave Vishwani.
5/1/2006VTS'061 Upper Bounding Fault Coverage by Structural Analysis and Signal Monitoring Vishwani D. Agrawal Auburn University, Dept. of ECE, Auburn,
Algorithms and representations Structural vs. functional test
Copyright 2001, Agrawal & BushnellDay-1 PM-2 Lecture 51 Testing Analog & Digital Products Lecture 5: Testability Measures n Definition n Controllability.
Dec. 19, 2005ATS05: Agrawal and Doshi1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849, USA Vishwani D. Agrawal Alok S. Doshi.
Spring 08, Apr 1 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Testability Measures Vishwani D. Agrawal James.
Sep. 30, 2003Agrawal: ITC'031 Fault Collapsing Via Functional Dominance Vishwani D. Agrawal Rutgers University, ECE Dept., Piscataway, NJ 08854, USA
Enhanced Dual-Transition Probabilistic Power Estimation with Selective Supergate Analysis Fei Huand Vishwani D. Agrawal Department of ECE, Auburn University,
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 11alt1 Lecture 11alt Advances in Combinational ATPG Algorithms  Branch and Bound Search  FAN – Multiple.
Lecture 6 Testability Measures
Dec. 29, 2005Texas Instruments (India)1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
1 ITC-07 Paper /25/2007 Estimating Stuck Fault Coverage in Sequential Logic Using State Traversal and Entropy Analysis Soumitra Bose Design Technology,
1 Oct 24-26, 2006 ITC'06 Fault Coverage Estimation for Non-Random Functional Input Sequences Soumitra Bose Intel Corporation, Design Technology, Folsom,
1 Fault Nodes in Implication Graph for Equivalence/Dominance Collapsing, and Identifying Untestable and Independent Faults R. Sethuram
Independence Fault Collapsing
Using Contrapositive Law to Enhance Implication Graphs of Logic Circuits Kunal K Dave Master’s Thesis Electrical & Computer Engineering Rutgers University.
Rewiring – Review, Quantitative Analysis and Applications Matthew Tang Wai Chung CUHK CSE MPhil 10/11/2003.
Partial Scan Design with Guaranteed Combinational ATPG Vishwani D. Agrawal Agere Systems, Circuits and Systems Research Lab Murray Hill, NJ 07974, USA.
Jan. 6, 2006VLSI Design '061 On the Size and Generation of Minimal N-Detection Tests Kalyana R. Kantipudi Vishwani D. Agrawal Department of Electrical.
Independence Fault Collapsing and Concurrent Test Generation Thesis Advisor: Vishwani D. Agrawal Committee Members: Victor P. Nelson, Charles E. Stroud.
Oct. 5, 2001Agrawal, Kim and Saluja1 Partial Scan Design With Guaranteed Combinational ATPG Vishwani D. Agrawal Agere Systems Processor Architectures and.
Dominance Fault Collapsing of Combinational Circuits By Kalpesh Shetye & Kapil Gore ELEC 7250, Spring 2004.
Jan. 11, '02Kim, et al., VLSI Design'021 Mutiple Faults: Modeling, Simulation and Test Yong C. Kim University of Wisconsin, Dept. of ECE, Madison, WI 53706,
Using Contrapositive Law in an Implication Graph to Identify Logic Redundancies Kunal K. Dave ATI Research INC. Vishwani D. Agrawal Dept. of ECE, Auburn.
Diagnostic and Detection Fault Collapsing for Multiple Output Circuits Raja K. K. R. Sandireddy and Vishwani D. Agrawal Dept. Of Electrical and Computer.
April 3, 2003Agrawal: Fault Collapsing1 Hierarchical Fault Collapsing; Functional Equivalences and Dominances Vishwani D. Agrawal Rutgers University, Dept.
VTS 2012: Zhao-Agrawal1 Net Diagnosis using Stuck-at and Transition Fault Models Lixing Zhao* Vishwani D. Agrawal Department of Electrical and Computer.
Fault Models, Fault Simulation and Test Generation Vishwani D. Agrawal Department of ECE, Auburn University Auburn, AL 36849, USA
On the Relation between SAT and BDDs for Equivalence Checking Sherief Reda Rolf Drechsler Alex Orailoglu Computer Science & Engineering Dept. University.
Jing Ye 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy of Sciences.
Lecture 9 Advanced Combinational ATPG Algorithms
VLSI Testing Lecture 4: Testability Analysis
Vishwani D. Agrawal Department of ECE, Auburn University
VLSI Testing Lecture 6: Fault Simulation
Algorithms and representations Structural vs. functional test
Lecture 7 Fault Simulation
Definitions D-Algorithm (Roth) D-cubes Bridging faults
Lecture 13 Sequential Circuit ATPG Time-Frame Expansion
VLSI Testing Lecture 6: Fault Simulation
VLSI Testing Lecture 7: Combinational ATPG
Lecture 10 Sequential Circuit ATPG Time-Frame Expansion
ELEC Digital Logic Circuits Fall 2014 Logic Testing (Chapter 12)
Pattern Compression for Multiple Fault Models
Automatic Test Generation for Combinational Circuits
VLSI Testing Lecture 8: Sequential ATPG
Lecture 12 Advanced Combinational ATPG Algorithms
Fault Collapsing via Functional Dominance
Fault Models, Fault Simulation and Test Generation
Research Status of Equivalence Checking at Zhejiang University
A Primal-Dual Solution to Minimal Test Generation Problem
VLSI Testing Lecture 7: Combinational ATPG
Automatic Test Pattern Generation
VLSI Testing Lecture 4: Testability Analysis
VLSI Testing Lecture 3: Fault Modeling
ELEC Digital Logic Circuits Fall 2015 Logic Testing (Chapter 12)
Lecture 13 Sequential Circuit ATPG Time-Frame Expansion
A Random Access Scan Architecture to Reduce Hardware Overhead
ADDITIONAL ANALYSIS TECHNIQUES
Presentation transcript:

Theorems on Redundancy Identification Vishal J. Mehta Vishwani D. Agrawal Michael L. Bushnell Rutgers University, ECE Dept. Piscataway, New Jersey, USA 4/29/2019 Mehta et al.: Redundancy theorems

Mehta et al.: Redundancy theorems Talk Outline Introduction Problem statement Prior work Primary contribution Completion of previous implementation Fixed-value theorem Stem unobservability theorems Results and conclusion 4/29/2019 Mehta et al.: Redundancy theorems

Mehta et al.: Redundancy theorems Problem Statement For identifying logic redundancy: Implement the implication graph and transitive closure procedures with direct and partial implications. Enhance transitive closure for contrapositive implications and fixed-valued signals. Find new ways to Identify unobservable fanout stems. 4/29/2019 Mehta et al.: Redundancy theorems

Prior Work on Redundancy Automatic Test Pattern Generation (ATPG) Uses exhaustive test pattern generation to determine whether or not a target fault has a test. Can identify all redundancies -- exponential complexity. Boolean satisfiability methods use logic implications: Chakradhar et al., Larrabee, Henftling et al., Zhao et al., etc.. Testability analysis (fault-independent) Mostly approximate, linear complexity Raitu et al., Goldstein, Seth and Agrawal, etc. Fault-independent redundancy identification Implication analysis identifies all or a subset of redundant faults -- polynomial complexity (empirically linear). Agrawal et al., Gaur et al., Iyer and Abramovici, etc. I will talk about fault—independent techniques only due to timing constraints. Other techniques are given in details in thesis. 4/29/2019 Mehta et al.: Redundancy theorems

Fault-Independent Methods Iyer and Abramovici (IEEE-TC, June 1996) use implications to find redundant faults whose tests require contradictory values on a signal. Agrawal et al. (ATS’96) use implication graph, introduce observability variables, and use transitive closure for redundancy identification. Gaur et al. (DELTA’02) include anding nodes to represent higher-order implications among signals and observability variables. 4/29/2019 Mehta et al.: Redundancy theorems

Redundancy Identification by Transitive Closure s-a-0 e s-a-0 b Oc Od d Circuit with two redundant faults TC graph (some nodes and edges not shown) Implication Partial implication Transitive closure edge 4/29/2019 Mehta et al.: Redundancy theorems

Mehta et al.: Redundancy theorems Method Summarized Obtain an implication graph from the circuit topology and compute transitive closure. There are 8 different conditions on the basis of which a fault is identified to be redundant. Examples: If node c implies c then line c is fixed at 0 and s-a-0 fault on it is redundant. If node Oc implies Oc then line c is unobservable and both s-a-0 and s-a-1 faults on it are redundant. These conditions obey the contrapositive rule. 4/29/2019 Mehta et al.: Redundancy theorems

Mehta et al.: Redundancy theorems Talk Outline Introduction Problem statement Prior work Primary contribution Completion of previous implementation Fixed-value theorem Stem unobservability theorems Results and conclusion 4/29/2019 Mehta et al.: Redundancy theorems

Mehta et al.: Redundancy theorems Motivation Incomplete implementation (Gaur et al.) Only few anding nodes implemented Some direct implications missing Not all contrapositive relations determined by transitive closure Effect of fixed-valued nodes not included in transitive closure No observability relation across fanouts Redundancies due to stem unobservability not identified 4/29/2019 Mehta et al.: Redundancy theorems

Completion of Previous Implementation Only one of the possible (n+1) signal anding nodes were implemented by Gaur et al. None of the possible n(n+1) observability anding nodes were implemented. Some direct implications for observability variables were not implemented. 4/29/2019 Mehta et al.: Redundancy theorems

Mehta et al.: Redundancy theorems Example Circuit a1 s-a-0 a d Oa1 a c d b s-a-1 b s-a-0 e b1 c Note: only some nodes and edges are shown. Gaur et al. identified b1 s-a-1 and d s-a-0, but could not identify a1 s-a-0, because of unimplemented anding node for gate d. 4/29/2019 Mehta et al.: Redundancy theorems

Mehta et al.: Redundancy theorems Fixed-Value Theorem If a Boolean variable in the implication graph is fixed to a true (false) value then there exist unconditional edges from all other nodes in the graph to the node representing the true (false) state of the fixed variable. 4/29/2019 Mehta et al.: Redundancy theorems

Mehta et al.: Redundancy theorems Example Circuit e f g s-a-1 e f g s-a-0 Note: Only some edges are shown Initially only 2 out of 7 redundant faults were identified. After the implementation of node fixation concept, g-(s-a-1) was identified. With stem unobservability theorems, rest of the 4 redundant faults were identified. 4/29/2019 Mehta et al.: Redundancy theorems

Stem Unobservability Theorem 1 A fanout stem is unobservable, if each signal in its dominator set assumes a constant value and: either the fanout stem does not hold a constant value or the fanout stem holds a constant value and, in spite of any local change in the stem signal, the dominator set values do not change. Notes: A local change of a signal only affects the portion of the circuit between that signal and POs. Dominator set is the set of signals through which a signal in the circuit should pass in order to reach the primary output. 4/29/2019 Mehta et al.: Redundancy theorems

Mehta et al.: Redundancy theorems Example Circuit 1 unobs. stem fixed dom. a b c d For the fanout stem b, the dominator signal d is fixed to 1. As b is not fixed, Theorem 1 identifies b as unobservable stem. 4/29/2019 Mehta et al.: Redundancy theorems

Mehta et al.: Redundancy theorems A fanout stem is unobservable, if each signal in its dominator set is unobservable and: either the stem does not hold a constant value or the stem holds a constant value and, in spite of any local change in the stem signal, the unobservable status of the dominator set remains unchanged. Note: A lemma by Iyer and Abramovici is a special case of Theorem 2. 4/29/2019 Mehta et al.: Redundancy theorems

Mehta et al.: Redundancy theorems Example Circuit a b c 0(fixed) d e b1 unobs. b2 unobs. Fixed value 0 on line c makes the fanout branches b1 and b2 of stem b unobservable. As b is not fixed, Theorem 2 identifies b as an unobservable stem. Note: Stem a is unobservable by Theorem 1, which does not classify stem c as unobservable. 4/29/2019 Mehta et al.: Redundancy theorems

Mehta et al.: Redundancy theorems Talk Outline Introduction Problem statement Prior work Primary contribution Completion of previous implementation Fixed-value theorem Stem unobservability theorems Results and conclusion 4/29/2019 Mehta et al.: Redundancy theorems

Benchmark Results Identified redundant faults and computation time Circuit C5315 c2670 s9234 s s13207 Total Flts. 5350 2747 6927 9 9815 ATPG Flts. CPU s 59 32.3 115 95.2 452 803.7 TCSTEM Flts. CPU s 58 3.9 82 4.0 233 106.0 TCAND Flts. CPU s 32 3.4 25 1.5 135 11.2 FIRE Flts. CPU s 20 2.8 29 1.5 165 20.6 151 806.5 77 158.8 60 13.6 55 23.2 Coded in C++. Used GNU tools for code compilation, debugging and profiling. Results are obtained on ISCAS’85 and ISCAS’89 benchmark circuits. ATPG: TRAN, Chakradhar et al., IEEE-TCAD’93, Sparc 5 TCSTEM: This work, Sparc 5 TCAND: Gaur et al., DELTA’02, Sparc 5 FIRE: Iyer and Abramovici, IEEE-TVLSI’96, Sparc 2 4/29/2019 Mehta et al.: Redundancy theorems

Mehta et al.: Redundancy theorems Limitations of Method s-a-1 s-a-0 c d e f g h b a a b e d c f unobs. stem Example 1 Example 2 Example 1: None of the stem unobservability theorems can identify stem a as unobservable because the dominator set is neither fixed nor unobservable. Example 2: e s-a-1 is redundant because f=g=1 require b=0, which implies e=1. Because f=1 and g=1 are separately treated in the transitive closure and each has multiple satisfying choices, the essential requirement b=0 is not found. The method fails to find this redundancy. 4/29/2019 Mehta et al.: Redundancy theorems

Mehta et al.: Redundancy theorems Conclusion Partial implications, fixed-value theorem and stem unobservability theorems improve the process of redundant fault identification better than any other known fault-independent technique. Checking for the contrapositive rule to update transitive closure may have benefits. A demonstrated limitation of stem unobservability theorems can be improved upon. Possible ways to find essential signal assignments caused by combinations of multiple signals may provide further improvements. 4/29/2019 Mehta et al.: Redundancy theorems

Mehta et al.: Redundancy theorems Future Work Various applications of the TC technique can be explored: Identifying equivalent faults Checking equivalence of combinational circuits. 2 and 3 valued logic simulators. 4/29/2019 Mehta et al.: Redundancy theorems

Mehta et al.: Redundancy theorems THANK YOU 4/29/2019 Mehta et al.: Redundancy theorems