EE 447 VLSI Design Lecture 7: Combinational Circuits

Slides:

Advertisements

Similar presentations

Introduction to CMOS VLSI Design Combinational Circuits

Advertisements

Design and Implementation of VLSI Systems (EN1600)

Logic Gate Delay Modeling -1 Bishnu Prasad Das Research Scholar CEDT, IISc, Bangalore

Topics Electrical properties of static combinational gates:

ECE 424 – Introduction to VLSI

Lecture 5: DC & Transient Response

Lecture 9: Combinational Circuit Design. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 10: Combinational Circuits2 Outline  Bubble Pushing  Compound Gates.

Logical Effort A Method to Optimize Circuit Topology Swarthmore College E77 VLSI Design Adem Kader David Luong Mark Piper December 6, 2005.

A Look at Chapter 4: Circuit Characterization and Performance Estimation Knowing the source of delays in CMOS gates and being able to estimate them efficiently.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN01600) Lecture 19: Combinational Circuit Design (1/3) Prof. Sherief Reda Division of Engineering,

Combinational circuits Lection 6

Introduction to CMOS VLSI Design Combinational Circuits.

Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 11: Logical Effort (1/2) Prof. Sherief Reda Division of Engineering, Brown.

Introduction to CMOS VLSI Design Lecture 5: Logical Effort David Harris Harvey Mudd College Spring 2004.

EE 365 Introduction, Logic Circuits. Digital Logic Binary system -- 0 & 1, LOW & HIGH, negated and asserted. Basic building blocks -- AND, OR, NOT.

Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response Credits: David Harris Harvey Mudd College (Material taken/adapted from Harris’ lecture.

Lecture #24 Gates to circuits

Outline Noise Margins Transient Analysis Delay Estimation

DC and transient responses Lezione 3

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture10: Delay Estimation Prof. Sherief Reda Division of Engineering, Brown University.

1 MICROELETTRONICA Logical Effort and delay Lection 4.

CMOS VLSI Design4: DC and Transient ResponseSlide 1 EE466: VLSI Design Lecture 05: DC and transient response – CMOS Inverters.

Introduction to CMOS VLSI Design Lecture 5: Logical Effort

EE4800 CMOS Digital IC Design & Analysis

Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response Greco/Cin-UFPE (Material taken/adapted from Harris’ lecture notes)

EE 447 VLSI Design Lecture 5: Logical Effort. EE 447 VLSI Design 5: Logical Effort2 Outline Introduction Delay in a Logic Gate Multistage Logic Networks.

EE 447 VLSI Design 4: DC and Transient Response1 VLSI Design DC & Transient Response.

Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 5.1 EE4800 CMOS Digital IC Design & Analysis Lecture 5 Logic Effort Zhuo Feng.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 17: Static Combinational Circuit Design (1/2) Prof. Sherief Reda Division.

1 Final Exam Review. 2 word7 is high if A2 A1 A0 = 111 word0 is high if A2 A1 A0 = 000 logical effort of each input is (1+3.5)/3 per wordline output.

Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 18: Static Combinational Circuit Design (2/2) Prof. Sherief Reda Division.

The CMOS Inverter Slides adapted from:

Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 10.1 EE4800 CMOS Digital IC Design & Analysis Lecture 10 Combinational Circuit Design Zhuo Feng.

Digital logic families

MOS Inverter: Static Characteristics

1 Delay Estimation Most digital designs have multiple data paths some of which are not critical. The critical path is defined as the path the offers the.

Review: CMOS Inverter: Dynamic

EE 447 VLSI Design Lecture 8: Circuit Families.

Chapter 07 Electronic Analysis of CMOS Logic Gates

Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.

Modern VLSI Design 2e: Chapter 3 Copyright  1998 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;

Introduction  Chip designers face a bewildering array of choices –What is the best circuit topology for a function? –How many stages of logic give least.

Optimal digital circuit design Mohammad Sharifkhani.

Logical Effort and Transistor Sizing Digital designs are usually expected to operate at high frequencies, thus designers often have to choose the fastest.

Lecture 6: Logical Effort

Introduction to CMOS VLSI Design Lecture 5: Logical Effort GRECO-CIn-UFPE Harvey Mudd College Spring 2004.

Subsystem Design 2 EE213 VLSI Design This section contains some notes on logic implementation and more complex gates etc. Full details are in Pucknell.

Introduction to CMOS VLSI Design Lecture 6: Logical Effort

Linear Delay Model In general the propagation delay of a gate can be written as: d = f + p –p is the delay due to intrinsic capacitance. –f is the effort.

VLSI Design Lecture 5: Logic Gates Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Wayne Wolf’s lecture notes.

Introduction to CMOS VLSI Design MOS devices: static and dynamic behavior.

Notes on Transistor Sizing for equal pullup/pulldown We assume that electron mobility to hole mobility ratio is 2 in this class. This means that a minimum.

Z. Feng MTU EE EE4800 Fall 2011 CMOS Digital IC Design & Analysis Lecture 14 Final Exam Review Zhuo Feng.

Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;

Lecture # 5 University of Tehran

EE415 VLSI Design. Read 4.1, 4.2 COMBINATIONAL LOGIC.

Circuit Delay Performance Estimation Most digital designs have multiple signal paths and the slowest one of these paths is called the critical path Timing.

Wujie Wen, Assistant Professor Department of ECE

COE 360 Principles of VLSI Design Delay. 2 Definitions.

CMOS VLSI Design Lecture 4: DC & Transient Response Younglok Kim Sogang University Fall 2006.

Lecture 6: Logical Effort

Lecture 6: Logical Effort

Introduction to CMOS VLSI Design Lecture 5: Logical Effort

Estimating Delays Would be nice to have a “back of the envelope” method for sizing gates for speed Logical Effort Book by Sutherland, Sproull, Harris Chapter.

Lecture 9: Combinational Circuit Design

Lecture 6: Logical Effort

Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response

Presentation transcript:

EE 447 VLSI Design Lecture 7: Combinational Circuits

Outline Bubble Pushing Compound Gates Logical Effort Example Input Ordering Asymmetric Gates Skewed Gates Best P/N ratio

Example 1 1) Sketch a design using AND, OR, and NOT gates. module mux(input s, d0, d1, output y); assign y = s ? d1 : d0; endmodule 1) Sketch a design using AND, OR, and NOT gates.

Example 1 1) Sketch a design using AND, OR, and NOT gates. module mux(input s, d0, d1, output y); assign y = s ? d1 : d0; endmodule 1) Sketch a design using AND, OR, and NOT gates.

Example 2 2) Sketch a design using NAND, NOR, and NOT gates. Assume ~S is available.

Example 2 2) Sketch a design using NAND, NOR, and NOT gates. Assume ~S is available.

Bubble Pushing Start with network of AND / OR gates Convert to NAND / NOR + inverters Push bubbles around to simplify logic Remember DeMorgan’s Law

Example 3 3) Sketch a design using one compound gate and one NOT gate. Assume ~S is available.

Example 3 3) Sketch a design using one compound gate and one NOT gate. Assume ~S is available.

Compound Gates Logical Effort of compound gates

Compound Gates Logical Effort of compound gates

Example 4 The multiplexer has a maximum input capacitance of 16 units on each input. It must drive a load of 160 units. Estimate the delay of the NAND and compound gate designs.

Example 4 The multiplexer has a maximum input capacitance of 16 units on each input. It must drive a load of 160 units. Estimate the delay of the NAND and compound gate designs. H = 160 / 16 = 10 B = 1 N = 2

NAND Solution

NAND Solution

Compound Solution

Compound Solution

Example 5 Annotate your designs with transistor sizes that achieve this delay.

Example 5 Annotate your designs with transistor sizes that achieve this delay.

Input Order Our parasitic delay model was too simple Calculate parasitic delay for Y falling If A arrives latest? If B arrives latest?

Input Order Our parasitic delay model was too simple Calculate parasitic delay for Y falling If A arrives latest? 2 If B arrives latest? 2.33

Inner & Outer Inputs Outer input is closest to rail (B) Inner input is closest to output (A) If input arrival time is known Connect latest input to inner terminal

Asymmetric Gates Asymmetric gates favor one input over another Ex: suppose input A of a NAND gate is most critical Use smaller transistor on A (less capacitance) Boost size of noncritical input So total resistance is same gA = gB = gtotal = gA + gB = Asymmetric gate approaches g = 1 on critical input But total logical effort goes up

Asymmetric Gates Asymmetric gates favor one input over another Ex: suppose input A of a NAND gate is most critical Use smaller transistor on A (less capacitance) Boost size of noncritical input So total resistance is same gA = 10/9 gB = 2 gtotal = gA + gB = 28/9 Asymmetric gate approaches g = 1 on critical input But total logical effort goes up

Symmetric Gates Inputs can be made perfectly symmetric

Skewed Gates Skewed gates favor one edge over another Ex: suppose rising output of inverter is most critical Downsize noncritical nMOS transistor Calculate logical effort by comparing to unskewed inverter with same effective resistance on that edge. gu = gd =

Skewed Gates Skewed gates favor one edge over another Ex: suppose rising output of inverter is most critical Downsize noncritical nMOS transistor Calculate logical effort by comparing to unskewed inverter with same effective resistance on that edge. gu = 2.5 / 3 = 5/6 gd = 2.5 / 1.5 = 5/3

HI- and LO-Skew Def: Logical effort of a skewed gate for a particular transition is the ratio of the input capacitance of that gate to the input capacitance of an unskewed inverter delivering the same output current for the same transition. Skewed gates reduce size of noncritical transistors HI-skew gates favor rising output (small nMOS) LO-skew gates favor falling output (small pMOS) Logical effort is smaller for favored direction But larger for the other direction

Catalog of Skewed Gates

Catalog of Skewed Gates

Catalog of Skewed Gates

Asymmetric Skew Combine asymmetric and skewed gates Downsize noncritical transistor on unimportant input Reduces parasitic delay for critical input

Best P/N Ratio Delay driving identical inverter tpdf = tpdr = tpd = We have selected P/N ratio for unit rise and fall resistance ( = 2-3 for an inverter). Alternative: choose ratio for least average delay Ex: inverter Delay driving identical inverter tpdf = tpdr = tpd = Differentiate tpd w.r.t. P Least delay for P =

Best P/N Ratio Delay driving identical inverter tpdf = (P+1) We have selected P/N ratio for unit rise and fall resistance ( = 2-3 for an inverter). Alternative: choose ratio for least average delay Ex: inverter Delay driving identical inverter tpdf = (P+1) tpdr = (P+1)(/P) tpd = (P+1)(1+/P)/2 = (P + 1 +  + /P)/2 Differentiate tpd w.r.t. P Least delay for P =

P/N Ratios In general, best P/N ratio is sqrt of equal delay ratio. Only improves average delay slightly for inverters But significantly decreases area and power

P/N Ratios In general, best P/N ratio is sqrt of that giving equal delay. Only improves average delay slightly for inverters But significantly decreases area and power

Observations For speed: For area and power: NAND vs. NOR Many simple stages vs. fewer high fan-in stages Latest-arriving input For area and power: