Combinational Logic : NAND – NOR Gates CS370 – Spring 2003.

Slides:



Advertisements
Similar presentations
EET 1131 Unit 5 Boolean Algebra and Reduction Techniques
Advertisements

Logic Gates.
Unit 7 Multi-Level Gate Circuits / NAND and NOR Gates Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
ECE2030 Introduction to Computer Engineering Lecture 9: Combinational Logic, Mixed Logic Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering.
Chapter # 3: Multi-Level Combinational Logic
CS 151 Digital Systems Design Lecture 11 NAND and XOR Implementations.
ENGIN112 L11: NAND and XOR Implementation September 26, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 11 NAND and XOR Implementations.
CSC 110 – Intro to Computing Lecture 14: Midterm Review.
Lecture 5 Multilevel Logic Synthesis
EET 1131 Unit 5 Boolean Algebra and Reduction Techniques
EE 231 Digital Electronics Fall 01 Week 4-1 Multi-Level Logic: Conversion of Forms NAND-NAND and NOR-NOR Networks DeMorgan's Law: A + B = A B; A B = A.
Propositional Calculus Math Foundations of Computer Science.
Boolean Algebra. Introduction 1854: Logical algebra was published by George Boole  known today as “Boolean Algebra” 1854: Logical algebra was published.
2.7 NAND and NOR logic networks
Digital Logic Design Adil Waheed. BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION AND gate F = A.B OR gate F = A + B NOT gate F = A NAND gate F = A.B NOR gate.
Unit 7 Multi-Level Gate Circuits / NAND and NOR Gates Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
Chapter # 3: Multi-Level Combinational Logic
Overview of Chapter 3 °K-maps: an alternate approach to representing Boolean functions °K-map representation can be used to minimize Boolean functions.
Systems Architecture I1 Propositional Calculus Objective: To provide students with the concepts and techniques from propositional calculus so that they.
Apr. 3, 2000Systems Architecture I1 Systems Architecture I (CS ) Lecture 3: Review of Digital Circuits and Logic Design Jeremy R. Johnson Mon. Apr.
Logic Gates Shashidhara H S Dept. of ISE MSRIT. Basic Logic Design and Boolean Algebra GATES = basic digital building blocks which correspond to and perform.
NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions
Basic Gates 3.1 Basic Digital Logic: NAND and NOR Gates ©Paul Godin Created September 2007 Last Update Sept 2009.
Multi-Level Gate Networks NAND and NOR Gates
CHAPTER 7 MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
1 K-Maps, Multi-level Circuits, Time Response Today: Reminder: Test #1, Thu 7-9pm K-map example, espressoFirst Hour: K-map example, espresso –Section 2.3.
Brief Introduction to Boolean Algebra We can use transistors to build AND, OR, NAND, NOR, and Invertors Manufacturing is simplified with NAND/NOR NAND/NOR.
Lecture 09 NAND and XOR Implementations. Overview °Developing NAND circuits °Two-level implementations Convert from AND/OR to NAND (again!) °Multi-level.
NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions ECE 301 – Digital Electronics.
No. 3-1 Chapter # 3: Multi-Level Combinational Logic.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
CEC 220 Digital Circuit Design SOP and POS forms Friday, January 23 CEC 220 Digital Circuit Design Slide 1 of 17.
CEC 220 Digital Circuit Design SOP and POS forms Friday, Sept 11 CEC 220 Digital Circuit Design Slide 1 of 17.
Chapter 5 Boolean Algebra and Reduction Techniques 1.
Lecture 07 Digital logic By Amr Al-Awamry. 4 variables K-Map.
SLIDES FOR CHAPTER 7 MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES
MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
Combinational Circuits Part 1
Universal Gate – NOR Universal Gate - NOR Digital Electronics
Universal Gate – NAND Universal Gate - NAND Digital Electronics
CHAPTER 7 MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
De Morgan’s Theorem,.
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Logic Gates and Boolean Algebra
Universal Gate – NAND Universal Gate - NAND Digital Electronics
Logic Gates.
Logic Gates Benchmark Companies Inc PO Box Aurora CO
Boolean Algebra.
Princess Sumaya University
ECE 331 – Digital System Design
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Universal Gate – NAND Universal Gate - NAND Digital Electronics
Universal Gate – NOR Universal Gate - NOR Digital Electronics
Jeremy R. Johnson Anatole D. Ruslanov William M. Mongan
Universal gates.
Lecture 13 Logistics Last lecture Today HW4 up, due on Wednesday PLDs
Universal Gate – NAND Universal Gate - NAND Digital Electronics
CSE 370 – Winter Combinational Implementation - 1
Logic Gates.
Boolean Algebra.
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Universal Gate – NOR Universal Gate - NOR Digital Electronics
Chapter 3 Overview • Multi-Level Logic
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Digital Fundamentals Floyd Chapter 5 Tenth Edition
NAND and XOR Implementation
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Combinational Logic Circuit
ECE 352 Digital System Fundamentals
Presentation transcript:

Combinational Logic : NAND – NOR Gates CS370 – Spring 2003

Reduced sum of products form: x = A D F + A E F + B D F + B E F + C D F + C E F + G 6 x 3-input AND gates + 1 x 7-input OR gate (may not exist!) 25 wires (19 literals plus 6 internal wires) Factored form: x = (A + B + C) (D + E) F + G 1 x 3-input OR gate, 2 x 2-input OR gates, 1 x 3-input AND gate 10 wires (7 literals plus 3 internal wires) Multi-Level Logic: Advantages

NAND-NAND and NOR-NOR Networks DeMorgan's Law: (A + B)' = A' B'; (A B)' = A' + B' Written differently: A + B = (A' B')'; (A B) = (A' + B')' In other words, OR is the same as NAND with complemented inputs AND is the same as NOR with complemented inputs NAND is the same as OR with complemented inputs NOR is the same as AND with complemented inputs OR/NAND Equivalence AA BB A A B B A +B A B AA B B A +B A B OR Nand Multi-Level Logic: Conversion of Forms

AND/NOR Equivalence Introduce appropriate inversions(bubbles)to convert from networks with ANDs and ORs to networks with NANDs and NORs. Each introduced "bubble" must be matched with a corresponding "bubble to preserve logic levels Introduce appropriate inversions(bubbles)to convert from networks with ANDs and ORs to networks with NANDs and NORs. Each introduced "bubble" must be matched with a corresponding "bubble to preserve logic levels AA BB A A B B A B A +B AA B B A B A +B AND NOR Mult-Level Logic: Conversion Between Forms

Example: Map AND/OR network to NAND/NAND network NAND AND OR NAND (A) (C) (B) (D) Multi-Level Logic: Conversion of Forms

Example: Map AND/OR network to NAND/NAND network Z = [(A B)' + (C D)']' = [(A' + B')+ (C' + D')]' = [(A' + B')' (C' + D')'] = (A B) + (C D) Equivalence of the two forms can be verified This is the easy conversion! NAND AA BB CC DD ZZ Multi-Level Logic: Conversion of Forms

Example: Map AND/OR network to NOR/NOR network Step 1 Step 2 Conserve "Bubbles" Conserve "Bubbles" Equivalence of the two forms can be verified Z = {[(A' + B')' + (C' + D')']'}' = {(A' + B') (C' + D')}' = (A' + B')' + (C' + D')' = (A B) + (C D) This is the hard conversion! AND/OR to NAND/NAND more natural NOR A\A B \B C \C D \D ZZ Multi-Level Logic: Mapping Between Forms NOR

Example: Map OR/AND network to NOR/NOR network NOR Conserve Bubbles Equivalence of the two forms Can be verified = [(A + B)' + (C + D)']' = {(A + B)'}' {(C + D)'}' = (A + B) (C + D) This is the easy conversion! Multi-Level Logic: Mapping Between Forms A C B D A B C D Z

Example: Map OR/AND network to NAND/NAND network This is the hard conversion! OR/AND to NOR/NOR more natural Step 1 Step 2 Nand Conserve Bubbles! Conserve Bubbles! Verify equivalence of the two forms {[(A' B')' (C' D')']'}' = {(A' B') + (C' D')}' = (A' B')' (C' D')' = (A + B) (C + D) Multi-Level Logic: Mapping Between Forms Z =

Conversion Example Original circuit Add double bubbles at inputs Distribute bubbles some mismatches Insert inverters to fix mismatches Multi-Level Logic: More than Two-Levels