S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

Slides:



Advertisements
Similar presentations
By D. Fisher Geometric Transformations. Reflection, Rotation, or Translation 1.
Advertisements

Business Transaction Management Software for Application Coordination 1 Business Processes and Coordination.
Coordinate Plane Practice The following presentation provides practice in two skillsThe following presentation provides practice in two skills –Graphing.
0 - 0.
DIVIDING INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.
SUBTRACTING INTEGERS 1. CHANGE THE SUBTRACTION SIGN TO ADDITION
MULT. INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.
Addition Facts
1 9 Moving to Design Lecture Analysis Objectives to Design Objectives Figure 9-2.
The National Certificate in Adult Numeracy
BALANCING 2 AIM: To solve equations with variables on both sides.
Embedded Systems Design: A Unified Hardware/Software Introduction 1 Chapter 10: IC Technology.
Introduction to CMOS VLSI Design Combinational Circuits
EE466: VLSI Design Lecture 7: Circuits & Layout
COMBINATIONAL LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
CMOS Circuits.
Digital CMOS Logic Circuits
Static CMOS Circuits.
Lecture on Flip-Flops.
CMOS Layers n-well process p-well process Twin-tub process ravikishore.
CPSC330 Digital Logic Design Peiyi Zhao Chapman University 2009
MICROELETTRONICA CMOS THEORY Lezione 2.
EE 414 – Introduction to VLSI Design
Transistors: Building blocks of electronic computing Lin Zhong ELEC101, Spring 2011.
CS105 Introduction to Computer Concepts GATES and CIRCUITS
O X Click on Number next to person for a question.
Past Tense Probe. Past Tense Probe Past Tense Probe – Practice 1.
Addition 1’s to 20.
25 seconds left…...
Test B, 100 Subtraction Facts
Week 1.
We will resume in: 25 Minutes.
O X Click on Number next to person for a question.
ECE 424 – Introduction to VLSI
Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.
EE213 VLSI DesignStephen Daniels 2003 VLSI Design Design Rules EE213 VLSI Design.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 4 - Layout &
CMOS VLSI Design MOSIS Layout Rules. CMOS VLSI DesignSlide 2.
Prelab: MOS gates and layout
Combinational MOS Logic Circuit
Salman Zaffar IqraUniversity, Spring 2012
Module-3 (MOS designs,Stick Diagrams,Designrules)
Design Rules EE213 VLSI Design.
VLSI, Lecture 1 A review of microelectronics and an introduction to MOS technology Department of Computer Engineering, Prince of Songkla.
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Design rules and fabrication. n SCMOS scalable design rules. n Stick.
1 Euler Graph Using Euler graph to draw layout. 2 Graph Representation Graph consists of vertices and edges. Circuit node = vertex. Transistor = edge.
Penn ESE370 Fall Townley & DeHon ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 13: October 5, 2011 Layout and.
VLSI Design Lecture 4-b: Layout Extraction Mohammad Arjomand CE Department Sharif Univ. of Tech.
STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.
EE141 © Digital Integrated Circuits 2nd Devices 1 Goal of this lecture  Present understanding of device operation  nMOS/pMOS as switches  How to design.
STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.
Purpose of design rules:
1 Overview of Fabrication Processes of MOSFETs and Layout Design Rules.
Norhayati Soin 05 KEEE 4425 WEEK 7/1 23/8/2005 LECTURE 9: KEEE 4425 WEEK 7 CMOS LAYOUT AND STICK DIAGRAM (Cont’d)
CMOS VLSI Fabrication.
Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon 1-1 Panorama of VLSI Design Fabrication (Chem, physics) Technology (EE) Systems (CS) Matel.
STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.
CMOS Logic Gates. NMOS transistor acts as a switch 2 When gate voltage is 0 V No channel is formed current does not flow easily “open switch” When gate.
Stick Diagrams Stick Diagrams electronics.
UNIT II CIRCUIT DESIGN PROCESSES
Cell Design Standard Cells Datapath Cells General purpose logic
S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal
Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56
STICK Diagrams UNIT III : VLSI CIRCUIT DESIGN PROCESSES VLSI DESIGN
EE213 VLSI DesignStephen Daniels 2003 VLSI Design Design Rules EE213 VLSI Design.
Layout of CMOS VLSI Circuits
Layout of CMOS VLSI Circuits
UNIT-II Stick Diagrams
ECE 424 – Introduction to VLSI Design
CMOS Layers n-well process p-well process Twin-tub process.
Presentation transcript:

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams by S.N.Bhat, Lecturer, Dept of E&C Engg., M.I.T Manipal. Sn.bhat@manipal.edu / msnbhat@yahoo.com S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams Objectives: To know what is meant by stick diagram. To understand the capabilities and limitations of stick diagram. To learn how to draw stick diagrams for a given MOS circuit. Outcome: At the end of this module the students will be able draw the stick diagram for simple MOS circuits. S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams N+ N+ S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams Gnd VDD X VDD Gnd Stick Diagram S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams Gnd VDD X VDD Gnd S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams VLSI design aims to translate circuit concepts onto silicon. stick diagrams are a means of capturing topography and layer information using simple diagrams. Stick diagrams convey layer information through colour codes (or monochrome encoding). Acts as an interface between symbolic circuit and the actual layout. S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams Does show all components/vias. It shows relative placement of components. Goes one step closer to the layout Helps plan the layout and routing A stick diagram is a cartoon of a layout. S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams Does not show Exact placement of components Transistor sizes Wire lengths, wire widths, tub boundaries. Any other low level details such as parasitics.. S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

Stick Diagrams – Notations Metal 1 Can also draw in shades of gray/line style. poly ndiff pdiff Similarly for contacts, via, tub etc..

Stick Diagrams – Some rules When two or more ‘sticks’ of the same type cross or touch each other that represents electrical contact.

Stick Diagrams – Some rules When two or more ‘sticks’ of different type cross or touch each other there is no electrical contact. (If electrical contact is needed we have to show the connection explicitly).

Stick Diagrams – Some rules When a poly crosses diffusion it represents a transistor. Note: If a contact is shown then it is not a transistor. S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

Stick Diagrams – Some rules In CMOS a demarcation line is drawn to avoid touching of p-diff with n-diff. All pMOS must lie on one side of the line and all nMOS will have to be on the other side. S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

How to draw Stick Diagrams S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Power A Out C B Ground S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams Summary: What is stick diagram? Why stick diagram? Conventions and rules related to stick diagram. Drawing stick diagrams. S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams One minute paper. S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams Home work: Draw the stick diagram for two input CMOS NAND gate. Draw the stick diagram for two input NAND gate using NMOS Logic. Draw the stick diagram for 2:1 MUX using a) Pass transistors b) Transmission gates. Drawing stick diagram is truly Fun!!. Enjoy it. S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal