27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal.

Slides:



Advertisements
Similar presentations
All Programmable FPGAs, SoCs, and 3D ICs
Advertisements

4/10/2007ESD,USIT,GGSIPU1 I/O Port Programming Port 1 pins 1-8 Port 1 is denoted by P1. –P1.0 ~ P1.7 We use P1 as examples to show the operations on ports.
Field Programmable Gate Array
Day - 3 EL-313: Samar Ansari. INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic.
FPGA (Field Programmable Gate Array)
PLDs ROM : Programmable OR array
Lecture 15 Finite State Machine Implementation
1 Programmable Logic. 2 Prgrammable Logic Organization Pre-fabricated building block of many AND/OR gates (or NOR, NAND) "Personalized" by making or breaking.
Survey of Reconfigurable Logic Technologies
Programmable Logic Devices
Implementing Logic Gates and Circuits Discussion D5.1.
Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.
LabVIEW Design of Digital Integrated Circuits FPGA IC Implantation.
Multiplexers, Decoders, and Programmable Logic Devices
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
Programmable Array Logic (PAL) Fixed OR array programmable AND array Fixed OR array programmable AND array Easy to program Easy to program Poor flexibility.
Introduction to FPGA’s FPGA (Field Programmable Gate Array) –ASIC chips provide the highest performance, but can only perform the function they were designed.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 13 – Programmable.
Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 27.1 Implementing Digital Systems  Introduction  Semiconductor Memory 
BR 1/001 Implementation Technologies We can implement a design with many different implementation technologies - different implementation technologies.
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 7 Programmable.
CSET 4650 Field Programmable Logic Devices Dan Solarek Introduction to PLDs.
Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.
DSD Presentation Introduction of Actel FPGA. page 22015/9/11 Presentation Outline  Overview  Actel FPGA Characteristic  Actel FPGA Architecture  Actel.
Memory and Programmable Logic
Unit 9 Multiplexers, Decoders, and Programmable Logic Devices
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.
Electronics in High Energy Physics Introduction to Electronics in HEP Field Programmable Gate Arrays Part 1 based on the lecture of S.Haas.
PLD (Programmable Logic Device) Wednesday, October 07, ARINDAM CHAKRABORTY LECTURER,DEPT. OF ECE INSTITUTE OF ENGINEERING & MANAGEMENT.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.
PROGRAMMABLE LOGIC DEVICES (PLD)
CPLD (Complex Programmable Logic Device)
Memory and Programmable Logic Memory device: Device to which binary information is transferred for storage, and from which information is available for.
J. Christiansen, CERN - EP/MIC
Programmable Logic Devices
Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features.
0/13 Introduction to Programmable Logic Devices Aleksandra Kovacevic Veljko Milutinovic
Field Programmable Gate Arrays (FPGAs) An Enabling Technology.
EE3A1 Computer Hardware and Digital Design
M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.
Programmable Logic Device Architectures
IC design options PLD (programmable logic device)
CEC 220 Digital Circuit Design Programmable Logic Devices
Programmable logic devices. CS Digital LogicProgrammable Logic Device2 Outline PLAs PALs ROMs.
Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved.
Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)
Thinning Lines Between Software and Hardware Programmable Logic Devices Adam Foust.
3-1 MKE1503/MEE10203 Programmable Electronics Computer Engineering Department Faculty of Electrical and Electronic Universiti Tun Hussein Onn Malaysia.
Rapid Prototyping with PLDs 4 th & 7 th October 2005.
Programmable Logic Devices
Gunjeet Kaur Dronacharya Group of Institutions. Outline Introduction Random-Access Memory Memory Decoding Error Detection and Correction Programmable.
Programmable Logic Devices
Field Programmable Gate Arrays
This chapter in the book includes: Objectives Study Guide
ETE Digital Electronics
Sequential Programmable Devices
Programmable Logic Devices
ECE 4110– 5110 Digital System Design
Electronics for Physicists
This chapter in the book includes: Objectives Study Guide
ELEN 468 Advanced Logic Design
INTRODUCTION TO COMPLEX PROGRAMMABLE LOGIC
حافظه و منطق قابل برنامه ریزی
Introduction to Programmable Logic Devices
Islamic University - Gaza
Electronics for Physicists
PROGRAMMABLE LOGIC DEVICES (PLD) UNIT-IV
FIGURE 5-1 MOS Transistor, Symbols, and Switch Models
Programmable logic and FPGA
Presentation transcript:

27/11/2007DSD,USIT,GGSIPU1 Gate array design Use a sea of basic transistors (pmos/nmos) or gates (NAND/NOR) Can have cells which can provide a universal logic function Just need to add signal routing – only a few masks Advantages: Reduced design time Less chance of errors Reduced production costs Decrease time to product

27/11/2007DSD,USIT,GGSIPU2

27/11/2007DSD,USIT,GGSIPU3 Gate Array Design (Cont.) Disadvantages: Very Limited flexibility Need moderately high volume product Less easily protected IPR

27/11/2007DSD,USIT,GGSIPU4 Programmable design Use an array of logic cells Cells can provide a universal logic function Signal routing through switch box approach RAM holds routing patterns (re- programmable)

27/11/2007DSD,USIT,GGSIPU5 Advantages: Reduced design time Easily reworked Low design costs Decrease time to product Disadvantages: Limited flexibility Low volume production Less easily protected IPR

27/11/2007DSD,USIT,GGSIPU6 Programmable Logic Devices (PLDs) Programmable logic device, or PLD, is a general name for a digital integrated circuit capable of being programmed to provide a variety of different logic functions. There are four main families of PLDs: - Programmable logic arrays (PLA) - Programmable array logic devices (PAL) - Read-only memories (ROM) - Complex PLDs (FPGAs, RAM)

27/11/2007DSD,USIT,GGSIPU7 Programmable switches allow connections to be made in an array of logic gates. We will look at the operation of each and examples of combinatorial and sequential design with each.

27/11/2007DSD,USIT,GGSIPU8 Programmable Logic Devices (PLDs) What are the advantages of programmable logic devices? simple PLDs can realise from 2 to 10 functions of 4 to 16 variables on a single integrated circuit excellent for prototyping designs it is possible to replace a number of SSI devices with a single device to realise logic networks

27/11/2007DSD,USIT,GGSIPU9 single chip required to implement (possibly large) logic designs complex PLDs can be used realise complex digital systems – even processors! PLDs allow us to simplify designs and reduce development times – hence reduced overheads! changes in the design can be easily implemented by reprogramming the device

27/11/2007DSD,USIT,GGSIPU10 Programmable Technology Fusible link devices - e.g. the PROM - Blowing a fuse breaks a link between lines - Once programmable - Very high density possible Electrical switching elements - e.g. the EPROM, EEPROM nMOS transistors used to switch connections between lines Devices can be re-programmed Relatively high density How do we program PLDs?

27/11/2007DSD,USIT,GGSIPU11 Structure of PAL

27/11/2007DSD,USIT,GGSIPU12 Layout of a part of a Programmable Logic Cell

27/11/2007DSD,USIT,GGSIPU13 Structure of a FPGA

27/11/2007DSD,USIT,GGSIPU14 Configuration of Memory Cell

27/11/2007DSD,USIT,GGSIPU15 Configuration of Xilinx 300

27/11/2007DSD,USIT,GGSIPU16 Programmable I/O

27/11/2007DSD,USIT,GGSIPU17 General Purpose Interconnect

27/11/2007DSD,USIT,GGSIPU18 Direct Interconnect

27/11/2007DSD,USIT,GGSIPU19 Vertical and Horizontal long line

27/11/2007DSD,USIT,GGSIPU20 EPROM Programmable Switches

27/11/2007DSD,USIT,GGSIPU21 Actel antifuse structure

27/11/2007DSD,USIT,GGSIPU22 Altera 700 Logic Array Blocks

27/11/2007DSD,USIT,GGSIPU23 Xilinx 7000 CLB

27/11/2007DSD,USIT,GGSIPU24 References 1.S. Brown, R. Francis, J. Rose, Z. Vranesic, Field- Programmable Gate Arrays, Kluwer Academic Publishers, May S. Trimberger, Ed., Field-Programmable Gate Array Technology, Kluwer Academic Publishers, J. Rose, A. El Gamal, A. Sangiovanni-Vincentelli, Architecture of Field- Programmable Gate Arrays, in Proceedings of the IEEE, Vol. 81, No. 7, July 1993, pp J. Oldfield, R. Dorf, Field Programmable Gate Arrays, John Wiley & Sons, New York, C.H.Roth, DSD with VHDL, Thomson Learning