Introduction to Logic Gates

Slides:



Advertisements
Similar presentations
You have been given a mission and a code. Use the code to complete the mission and you will save the world from obliteration…
Advertisements

Advanced Piloting Cruise Plot.
Chapter 1 The Study of Body Function Image PowerPoint
1 Copyright © 2013 Elsevier Inc. All rights reserved. Appendix 01.
Summary of Convergence Tests for Series and Solved Problems
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Title Subtitle.
My Alphabet Book abcdefghijklm nopqrstuvwxyz.
DIVIDING INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.
FACTORING ax2 + bx + c Think “unfoil” Work down, Show all steps.
Addition Facts
Year 6 mental test 5 second questions
Year 6 mental test 10 second questions
REVIEW: Arthropod ID. 1. Name the subphylum. 2. Name the subphylum. 3. Name the order.
ABC Technology Project
Princess Sumaya University
Chapter 3 Basic Logic Gates 1.
Chapter 4 Gates and Circuits.
Chapter 4 Gates and Circuits.
Discrete Mathematical Structures: Theory and Applications
CS1103 Digital Logic Design
Digital CMOS Logic Circuits
Logic Gates.
Chapter 3 Logic Gates.
Gates and Circuits Nell Dale & John Lewis (adaptation by Erin Chambers and Michael Goldwasser)
Digital Logic Design Gate-Level Minimization
Chap. 3 Logic Gates and Boolean Algebra
Overview Part 1 – Gate Circuits and Boolean Equations
CS2100 Computer Organisation
Other Gate Types COE 202 Digital Logic Design Dr. Aiman El-Maleh
Exclusive-OR and Exclusive-NOR Gates
CS105 Introduction to Computer Concepts GATES and CIRCUITS
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 3.
Boolean Algebra and Logic Gates
1 Undirected Breadth First Search F A BCG DE H 2 F A BCG DE H Queue: A get Undiscovered Fringe Finished Active 0 distance from A visit(A)
01 Introduction to Digital Logic
VOORBLAD.
Chapter 4 Gates and Circuits.
1 Breadth First Search s s Undiscovered Discovered Finished Queue: s Top of queue 2 1 Shortest path from s.
BIOLOGY AUGUST 2013 OPENING ASSIGNMENTS. AUGUST 7, 2013  Question goes here!
Factor P 16 8(8-5ab) 4(d² + 4) 3rs(2r – s) 15cd(1 + 2cd) 8(4a² + 3b²)
Basel-ICU-Journal Challenge18/20/ Basel-ICU-Journal Challenge8/20/2014.
© 2012 National Heart Foundation of Australia. Slide 2.
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Slide 1 Digital Fundamentals.
Understanding Generalist Practice, 5e, Kirst-Ashman/Hull
Chapter 5 Test Review Sections 5-1 through 5-4.
GG Consulting, LLC I-SUITE. Source: TEA SHARS Frequently asked questions 2.
Addition 1’s to 20.
25 seconds left…...
Slippery Slope
Januar MDMDFSSMDMDFSSS
Week 1.
Analyzing Genes and Genomes
We will resume in: 25 Minutes.
©Brooks/Cole, 2001 Chapter 12 Derived Types-- Enumerated, Structure and Union.
Intracellular Compartments and Transport
PSSA Preparation.
Essential Cell Biology
CpSc 3220 Designing a Database
Morgan Kaufmann Publishers
Digitale basistechniek lesplan DatumTheoriePrakticumThuis 7 januariCombinational LogicTutorial Quartus II Herhaling Tutorial 12 JanuariCombinational LogicHalfadderFulladder.
1 Logic Gates and Circuits  Logic Gates Logic Gates  The Inverter The Inverter  The AND Gate The AND Gate  The OR Gate The OR Gate  The NAND Gate.
Introduction to Logic Gates
Digitale basistechniek lesplan
Presentation transcript:

Introduction to Logic Gates Logical gates Inverter AND OR NAND NOR Exclusive OR (XOR) Exclusive NOR (XNOR) Draw Logic Circuit Analysis of Logic Circuit MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

Introduction to Logic Gates Universal gates NAND and NOR NAND gate NOR gate Execution using NAND gate Execution using NOR gate Positive & Negative Logic SOP Expression Execution POS Expression Execution Integrated Logic Circuit Family MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates Inverter gate The use of inverter: complement MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates AND gate MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates OR gate MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates NAND gate MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates NOR gate MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates Exclusive OR (XOR) gate MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates Exclusive NOR (XNOR) gate MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Draw Logic Gates When Boolean expression is obtained, we can draw logic gates Example: F1 = xyz’ (use three input AND gate) MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Draw Logic Gates MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

Logic Circuit Analysis When logic circuit is given, we can analyze the circuit to obtain logical expression Example: What is the Boolean expression for F4 MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

Logic Circuit Analysis What is the Boolean expression for F5 MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

Universal Gates: NAND & NOR Gate AND/OR/NOT is enough to build any Boolean function Even though, other gates is also used because: Very useful (no choice) Save transistor’s number Self sufficient (can build any gate from it) NAND/NOR: save, self sufficient XOR: useful (e.g. execute parity bit) MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR NAND Gate NAND gate is self sufficient (i.e.can build any gate from it) Can be used for building AND/OR/NOT gate Build NOT gate using NAND gate MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR NAND Gate Build AND gate using NAND gates Build OR gate using NAND gates MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR NOR Gate NOR gate is also self sufficient Can be used for building AND/OR/NOT gate Build NOT gate using NOR gate MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR NOR Gate Build AND gate using NOR gates Build OR gate using NOR gates MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Build using NAND gate It is not impossible to build Boolean expression using NAND gates Steps Obtain sum-of-product Boolean expression E.g: F3 = xy’ +x’z Use DeMorgan theorem to get expression using two level NAND gate = (xy’+x’z)” = ((xy’)’.(x’z)’)’ MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Build using NAND gate MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Build using NOR gate It is not impossible to build Boolean expression using NOR gates Steps Obtain product-of-sum Boolean expression E.g: F6 = (x+y’).(x’+z) Use DeMorgan theorem to get expression using two level NAND gate E.g: F3 = (x+y’).(x’+z) =((x+y’).(x’+z))’’ = ((x+y’)+(x’+z)’)’ MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Build using NOR gate MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

Positive & Negative Logic In logic gate, most of the time H (High Voltage, 5V) = logic 1 L (Low Voltage, 0V) = logic 0 This is called positive logic However, if it is inverted, it is negative logic H (High Voltage, 5V) = logic 0 L (Low Voltage, 0V) = logic 1 Depends, some similar gate need different Boolean function MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

Positive & Negative Logic Signal which is set to logic 1 is said to be active and true Signal which is set to logic 0 is said to be not active and false The name of active high signal is always written in non-compliment form The name of active low signal is always written in non-compliment form MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

Positive & Negative Logic MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

Construction of SOP Expression Sum-of-product expression can be built using Two level logic gate AND-OR Two level logic gate AND-NOT Logic AND-OR gate MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

Construction of SOP Expression NAND-NAND circuit (with transformation circuit) Add two balls Change OR with NAND with inverted input and ball on it’s compliment input MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

Construction of POS Expression Product-of-sum expression can be built using Two level logic gate AND-OR Two level logic gate AND-NOT Logic AND-OR gate MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

Construction of POS Expression NOR-NOR circuit (with transformation circuit) Add two balls Change AND with NOR with inverted input and ball on it’s compliment input   ”: MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR