Alessandro Marras, Ilaria De Munari, Davide Vescovi, Paolo Ciampolini Università di Parma Performance Evaluation of Ultrathin gate oxide CMOS Circuits.

Slides:



Advertisements
Similar presentations
1 PIDS 7/1/01 18 July 2001 Work In Progress – Not for Publication P. Zeitzoff Contributors: J. Hutchby, P. Fang, G. Bourianoff, J. Chung, Y. Hokari, J.
Advertisements

CONDITIONS FOR SUCCESSFUL INTERRUPTION:
Savas Kaya and Ahmad Al-Ahmadi School of EE&CS Russ College of Eng & Tech Search for Optimum and Scalable COSMOS.
COMBINATIONAL LOGIC DYNAMICS
Topics Electrical properties of static combinational gates:
Transmission Gate Based Circuits
Collaborators EXPERIMENT Duc Nguyen, 3rd year student UNM/AFRL RVSE
Ch 3. Digital Circuits 3.1 Logic Signals and Gates (When N=1, 2 states)
Figure An amplifier transfer characteristic that is linear except for output saturation.
CSET 4650 Field Programmable Logic Devices
Design and Application of Power Optimized High-Speed CMOS Frequency Dividers.
We have so far seen the structure of a differential amplifier, the input stage of an operational amplifier. The second stage of the simplest possible operational.
CMOS Family.
A Leakage Current Replica Keeper for Dynamic Circuits  Based on the work presented in “A leakage Current Replica Keeper for Dynamic Circuits” by: Yolin.
ISLAMIC UNIVERSITY OF GAZA Faculty of Engineering Computer Engineering Department EELE3321: Digital Electronics Course Asst. Prof. Mohammed Alhanjouri.
Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.
11/5/2004EE 42 fall 2004 lecture 281 Lecture #28 PMOS LAST TIME: NMOS Electrical Model – NMOS physical structure: W and L and d ox, TODAY: PMOS –Physical.
Week 9b, Slide 1EECS42, Spring 2005Prof. White Week 9b OUTLINE Digital logic functions NMOS logic gates The CMOS inverter Reading Rabaey et al.: Section.
Low-Power CMOS SRAM By: Tony Lugo Nhan Tran Adviser: Dr. David Parent.
1 CS 140L Lecture 1 CK Cheng CSE Dept. UC San Diego.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
Lecture 5 – Power Prof. Luke Theogarajan
Introduction to CMOS VLSI Design Nonideal Transistors.
Lecture 7: Power.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 8 - Comb. Logic.
Integrated Regulation for Energy- Efficient Digital Circuits Elad Alon 1 and Mark Horowitz 2 1 UC Berkeley 2 Stanford University.
The CMOS Inverter Slides adapted from:
Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.
ECE 331 – Digital System Design Power Dissipation and Propagation Delay.
EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.
INTEGRATED CIRCUIT LOGIC FAMILY
TLC: Transmission Line Caches Brad Beckmann David Wood Multifacet Project University of Wisconsin-Madison 12/3/03.
Mary Jane Irwin ( ) Modified by Dr. George Engel (SIUE)
Mary Jane Irwin ( ) CSE477 VLSI Digital Circuits Fall 2002 Lecture 04: CMOS Inverter (static view) Mary Jane.
Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.
Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style Sumeer Goel, Ashok Kumar, and Magdy A. Bayoumi.
Mehdi Sadi, Italo Armenti Design of a Near Threshold Low Power DLL for Multiphase Clock Generation and Frequency Multiplication.
An Ultra Low Power DLL Design
EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Low power AES implementations for RFID
THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.
Sub-threshold Design of Ultra Low Power CMOS Circuits Students: Dmitry Vaysman Alexander Gertsman Supervisors: Prof. Natan Kopeika Prof. Orly Yadid-Pecht.
CMOS DYNAMIC LOGIC DESIGN
Chapter 07 Electronic Analysis of CMOS Logic Gates
MICAS Department of Electrical Engineering (ESAT) AID–EMC: Low Emission Digital Circuit Design Junfeng Zhou Wim Dehaene Update of the “Digital EMC project”
MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit October 27th, 2005 AID–EMC: Low Emission Digital Circuit Design.
Low Power – High Speed MCML Circuits (II)
Device Characterization ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 1, 2004.
XIAOYU HU AANCHAL GUPTA Multi Threshold Technique for High Speed and Low Power Consumption CMOS Circuits.
Comparative Analysis of the RF and Noise Performance of Bulk and Single-Gate Ultra-thin SOI MOSFETs by Numerical Simulation M.Alessandrini, S.Eminente,
VLSI Design Lecture 5: Logic Gates Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Wayne Wolf’s lecture notes.
VLSI System Design Lect. 2.2 CMOS Transistor Theory2 Engr. Anees ul Husnain ( Department of Electronics.
Inverter Chapter 5 The Inverter April 10, Inverter Objective of This Chapter  Use Inverter to know basic CMOS Circuits Operations  Watch for performance.
Digital Integrated Circuits A Design Perspective
Introduction to MicroElectronics
Dynamic Logic Dynamic Circuits will be introduced and their performance in terms of power, area, delay, energy and AT2 will be reviewed. We will review.
FPGA-Based System Design: Chapter 2 Copyright  2004 Prentice Hall PTR Topics n Logic gate delay. n Logic gate power consumption. n Driving large loads.
Solid-State Devices & Circuits
Static CMOS Logic Seating chart updates
Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;
EE415 VLSI Design THE INVERTER [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 6.1 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng.
Physical Properties of Logic Devices Technician Series Created Mar
Figure 11.1 (p. 260) Trends of power supply voltage V DD, threshold voltage V T, and gate oxide thickness d versus channel length for CMOS logic technologies.
CS203 – Advanced Computer Architecture
LOW POWER DESIGN METHODS
Electrical Characteristics of Logic Gates
Lecture 7: Power.
Lecture 7: Power.
Presentation transcript:

Alessandro Marras, Ilaria De Munari, Davide Vescovi, Paolo Ciampolini Università di Parma Performance Evaluation of Ultrathin gate oxide CMOS Circuits

Outline Simulation models Designed circuit Circuit analysis Conclusions Power dissipation Logic Swing and Noise Margin Frequency

Technology Starting technology LETI Minimum channel length 50nm Supply voltage 1.5V Measurement performed on Lot 6564 wafer12 in Udine University Projected technologies Oxide thickness from 1.5nm down to 0.9nm Supply voltage from 1.5V down to 0.9V

Simulation model Physical (DESSIS) simulation Projection to different t ox comparison to ideal device Circuit model EKV non-gate- permeable core HDL correction blocks Compact circuit model Physical device model

Device model vs. measurements

Ring oscillator 101 stages Gate-current effects from reasonably-sized devices (200nm X 10 m) Gate current => CMOS architecture no longer ratioless NAND gate: both static and dinamic analysis

t ox (nm) P ( W) LS (V)f (MHz) Ideal circuit performance Waveforms Period shortening V OH lowering V OL rising Power dissipation increase

Power consumption P = - Ps = (I G,n + I G,p ) · V dd /2 Static Power consumption due to gate current VHVH

9 Power consumption Power consumption increase, reduced by scaling down supply voltage Solution: oxynitride / high–k dielectric

Logic Swing degradation Logic Swing degradation, reduced by scaling down supply voltage

Noise Margin Reduction Logic Swing reduction Noise Margin reduction

Logic Swing degradation VHVH VLVL

Frequency shift Frequency shift, reduced by scaling down supply voltage

Frequency shift Complex transient due to: Additional currents tunneling through gate oxide Reduced Logic Swing Global effect observed: Frequency increase V i-1 ViVi V i+1 I Dp I Gp I Gn I Dn C VLVL VHVH

Conclusions Compact circuit model developed: Based on physical model Good fitting with measurements Effects of direct-tunneling current investigated: Power consumption increase Logic swing and noise margin degradation Frequency shift Circuit maintains its functionality, but with some non- negligible performance degradations Within the investigated range, permeable-gate devices seems to be suitable for practical applications