Instructor Dr Sameh Abdulatif

Slides:



Advertisements
Similar presentations
Chapter 3 Gate-Level Minimization
Advertisements

ENGIN112 L7: More Logic Functions September 17, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 7 More Logic Functions: NAND, NOR,
Logic Gates.
Lecture 6 More Logic Functions: NAND, NOR, XOR and XNOR
Other Gate Types COE 202 Digital Logic Design Dr. Aiman El-Maleh
Chapter 2 Logic Circuits.
Boolean Algebra and Reduction Techniques
Boolean rules for simplification Dr. Ahmed Telba.
Lecture 14 Today we will Learn how to implement mathematical logical functions using logic gate circuitry, using Sum-of-products formulation NAND-NAND.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
AOI Logic Implementation © 2014 Project Lead The Way, Inc.Digital Electronics.
Chapter 5 Boolean Algebra and Reduction Techniques William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education,
ENGG 1203 Tutorial Combinational Logic (I) 1 Feb Learning Objectives
In this module you will learn: What the various logic gates do. How to represent logic gates on a circuit diagram. The truth tables for the logic gates.
AOI Logic Implementation
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
Company LOGO DKT 122/3 DIGITAL SYSTEM 1 WEEK #7 COMBINATIONAL LOGIC ANALYSIS.
AOI Logic Implementation
Logic Gates Shashidhara H S Dept. of ISE MSRIT. Basic Logic Design and Boolean Algebra GATES = basic digital building blocks which correspond to and perform.
Week 6: Gates and Circuits: PART I READING: Chapter 4.
Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.
Chapter 5 Boolean Algebra and Reduction Techniques 1.
CH51 Chapter 5 Combinational Logic By Taweesak Reungpeerakul.
Logic Gates. The Inverter The inverter (NOT circuit) performs the operation called inversion or complementation. Standard logic symbols: 1 1 input output.
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd Chapter 5 © 2008 Pearson Education.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Pp244 In Sum-of-Products (SOP) form, basic.
Boolean Algebra and Reduction Techniques
1 EENG 2710 Chapter 2 Algebraic Methods For The Analysis and Synthesis of Logic circuits.
Logic Gates. A logic gate is an elementary building block of a digital circuit. Most logic gates have two inputs and one output. At any given moment,
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
C.S. Choy21 BOOLEAN ALGEGRA The Mathematics of logic Boolean variables have only two possible values (binary) Operators:. Product+ SumComplement A.B A+B.
CHAPTER 5 Combinational Logic Analysis
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
CEC 220 Digital Circuit Design SOP and POS forms Friday, January 23 CEC 220 Digital Circuit Design Slide 1 of 17.
BOOLEAN ALGEBRA LOGIC GATES. Introduction British mathematician George Boole( ) was successful in finding the link between logic and mathematics.
The inverter performs the Boolean NOT operation. When the input is LOW, the output is HIGH; when the input is HIGH, the output is LOW. The Inverter AX.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. De Morgan’s Theorem De Morgan’s Theorem.
CEC 220 Digital Circuit Design SOP and POS forms Friday, Sept 11 CEC 220 Digital Circuit Design Slide 1 of 17.
Chapter 5 Boolean Algebra and Reduction Techniques 1.
Combinational Logic Analysis. Basic Combinational Logic Circuits AND-OR logic AND-OR logic AND-OR logic produces an SOP expression. AND-OR logic produces.
1 Ch.3 Logic Gates and Boolean Algebra – Part 1
Boolean Algebra & Logic Gates
Chapter 5 Combinational Logic 组合逻辑
Combinational Circuits Part 1
Eng. Mai Z. Alyazji October, 2016
Chapter 3 Notes – Part II Review Questions
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Logic Gates and Boolean Algebra
Logic Gates.
EI205 Lecture 5 Dianguang Ma Fall 2008.
Exclusive OR Gate.
Princess Sumaya University
CHAPTER 3 SETS AND BOOLEAN ALGEBRA
Digital Fundamentals Floyd Chapter 5 Tenth Edition
BASIC & COMBINATIONAL LOGIC CIRCUIT
Logic Gates.
Boolean Algebra.
Logic Gates.
Boolean Algebra.
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Logic Gates.
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Chapter 5 Combinational Logic Analysis
Department of Electronics
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Combinational Logic Circuit
Digital Logic Design Basics Combinational Circuits Sequential Circuits.
Presentation transcript:

Instructor Dr Sameh Abdulatif Combinational Logic Chapter 4 Instructor Dr Sameh Abdulatif

Combinational Logic Circuits Ch.4 Summary Combinational Logic Circuits In Sum-of-Products (SOP) form, basic combinational circuits can be directly implemented with AND-OR combinations if the necessary complement terms are available. Instructor Dr Sameh Abdulatif

Combinational Logic Circuit Application Ch.4 Summary Combinational Logic Circuit Application A storage tank monitor Instructor Dr Sameh Abdulatif

Instructor Dr Sameh Abdulatif Ch.4 Summary AND-OR-Invert Logic When the output of a SOP form is inverted, the circuit is called an AND-OR-Invert circuit. The AOI configuration lends itself to product-of-sums (POS) implementation. The output from an AND-OR-Invert logic circuit is LOW whenever A and B are HIGH, or C and D are HIGH. Instructor Dr Sameh Abdulatif

Instructor Dr Sameh Abdulatif Ch.4 Summary Exclusive-OR Logic The truth table for an exclusive-OR gate is shown (right). Note that the output is HIGH whenever A and B are unequal. The Boolean expression is X = AB + AB Instructor Dr Sameh Abdulatif

Instructor Dr Sameh Abdulatif Ch.4 Summary Exclusive-NOR Logic The truth table for an exclusive-NOR gate is shown (right). Note that the output is HIGH whenever A and B are equal. The Boolean expression is X = AB + AB Instructor Dr Sameh Abdulatif

An Exclusive-NOR Logic Application Ch.4 Summary An Exclusive-NOR Logic Application Data transmission with error detection Instructor Dr Sameh Abdulatif

Implementing Combinational Logic Ch.4 Summary Implementing Combinational Logic Implementing a SOP expression is done by first forming the AND terms; then the terms are ORed together. Instructor Dr Sameh Abdulatif

DeMorgan’s Theorem Ch.4 Summary The complement of two or more ANDed variables equals the OR of the individual variable complements.

DeMorgan’s Theorem Ch.4 Summary The complement of two or more ORed variables equals the AND of the individual variable complements.

Instructor Dr Sameh Abdulatif Ch.4 Summary Universal Gates NAND gates are sometimes called universal gates because they can be used to produce the other basic Boolean functions. Instructor Dr Sameh Abdulatif

Instructor Dr Sameh Abdulatif Ch.4 Summary Universal Gates NOR gates are also called universal gates because they can be used to produce the other basic Boolean functions. Instructor Dr Sameh Abdulatif

Combinational Logic Application Ch.4 Summary Combinational Logic Application Temperature control circuit block diagram Instructor Dr Sameh Abdulatif

Combinational Logic Application Ch.4 Summary Combinational Logic Application Temperature control logic implementation Instructor Dr Sameh Abdulatif

Instructor Dr Sameh Abdulatif Ch.4 Summary Key Terms Either a NAND or a NOR gate. The term universal refers to a property of a gate that permits any logic function to be implemented by that gate or by a combination of gates of that kind. Universal gate Negative-OR The dual operation of a NAND gate when the inputs are active-LOW. Negative-AND The dual operation of a NOR gate when the inputs are active-LOW. Instructor Dr Sameh Abdulatif

Instructor Dr Sameh Abdulatif Ch.4 Summary Quiz 1. Assume an AOI expression is AB + CD. The equivalent POS expression is a. (A + B)(C + D) b. (A + B)(C + D) c. (A + B)(C + D) d. none of the above Instructor Dr Sameh Abdulatif

Instructor Dr Sameh Abdulatif Ch.4 Summary Quiz 2. The truth table shown is for a. a NAND gate b. a NOR gate c. an exclusive-OR gate d. an exclusive-NOR gate Instructor Dr Sameh Abdulatif

Instructor Dr Sameh Abdulatif Ch.4 Summary Quiz 3. The truth table shown is for a. a NAND gate b. a NOR gate c. an exclusive-OR gate d. an exclusive-NOR gate Instructor Dr Sameh Abdulatif

Instructor Dr Sameh Abdulatif Ch.4 Summary Quiz 4. What type of output gate is needed to implement the logic expression shown? a. 3-input AND gate b. 3-input NAND gate c. 3-input OR gate d. 3-input NOR gate X = ABC + ABD + BDE C A B E D Instructor Dr Sameh Abdulatif

Instructor Dr Sameh Abdulatif Ch.4 Summary Quiz 5. The circuit shown will have identical logic outputs if all gates are changed to a. AND gates b. OR gates c. NAND gates d. NOR gates A B C D Instructor Dr Sameh Abdulatif

Instructor Dr Sameh Abdulatif Ch.4 Summary Quiz 6. The expression (A+B)(C+D) can be implemented using only a. AND gates b. OR gates c. NAND gates d. NOR gates Instructor Dr Sameh Abdulatif

Instructor Dr Sameh Abdulatif Ch.4 Summary Quiz 7. The two types of gates which are called universal gates are a. AND/OR b. NAND/NOR c. AND/NAND d. OR/NOR Instructor Dr Sameh Abdulatif

Instructor Dr Sameh Abdulatif Ch.4 Summary Quiz 8. The circuit shown is equivalent to an a. AND gate b. XOR gate c. OR gate d. none of the above Instructor Dr Sameh Abdulatif

Instructor Dr Sameh Abdulatif Ch.4 Summary Quiz 9. The circuit shown is equivalent to a. an AND gate b. an XOR gate c. an OR gate d. none of the above Instructor Dr Sameh Abdulatif

Instructor Dr Sameh Abdulatif Ch.4 Summary Quiz 10. During the first three intervals for the pulsed circuit shown, the output of a. G1 is LOW and G2 is LOW b. G1 is LOW and G2 is HIGH c. G1 is HIGH and G2 is LOW d. G1 is HIGH and G2 is HIGH A B C D G1 G2 G3 Instructor Dr Sameh Abdulatif

Instructor Dr Sameh Abdulatif Ch.4 Summary Answers 1. b 2. d 3. c 4. c 5. c 6. d 7. b 8. c 9. a 10. c Instructor Dr Sameh Abdulatif