Simplified overview of the 2013 BEST field and gameplay By Ian Prester.

Slides:



Advertisements
Similar presentations
Ceramic Tile Installation Step 5 – Install Tile TNC EDUCATION SERVICES, INC Instructional Design and Learning Management.
Advertisements

GATEKEEPER 2013 Educational Overview Presented by Jubilee BEST Robotics Mobile, AL.
ADDER, HALF ADDER & FULL ADDER
Introduction So far, we have studied the basic skills of designing combinational and sequential logic using schematic and Verilog-HDL Now, we are going.
 Suppose for a moment that you were asked to perform a task and were given the following list of instructions to perform:
Computer Science 210 Computer Organization Clocks and Memory Elements.
Random access memory Sequential circuits all depend upon the presence of memory. A flip-flop can store one bit of information. A register can store a single.
Snick  snack A Working Computer Slides based on work by Bob Woodham and others.
CSE111: Great Ideas in Computer Science Dr. Carl Alphonce 219 Bell Hall Office hours: M-F 11:00-11:
Computer Organization Boolean Logic and the CPU i206 Fall 2010 John Chuang Some slides adapted from Marti Hearst, Brian Hayes, or Glenn Brookshear.
The Logic Machine We looked at programming at the high level and at the low level. The question now is: How can a physical computer be built to run a program?
May Madness – VEX RED ALLIANCE STATION RED HUMAN ZONE BLUE ALLIANCE STATION VEX Board BLUE LZ (2x2) BLUE LZ RED LZ BLUE HUMAN ZONE.
Chapter 10-Arithmetic-logic units
May Madness MAY MADNESS May Madness will be held at the Sarah Heinz House on Saturday, May Starting time will be at 9:00 am with the intent.
TableTop VEX Competition This game is designed to be played on a tabletop. We post this game for your enjoyment. Change the rules as you see fit for your.
Snick  snack A Working Computer Slides based on work by Bob Woodham and others.
9/19/06 Hofstra University – Overview of Computer Science, CSC005 1 Chapter 4 Gates and Circuits.
May Madness 2005 This year’s game adds another dimension to the engineering challenge. This year’s game includes both an autonomous and a LEGO remote.
16/07/2015CSE1303 Part B lecture notes 1 Hardware Implementation Lecture B17 Lecture notes section B17.
Michael Monroig Michael Fiorelli.  The Processor is also known as the CPU or Central Processing Unit.  Processors carry out the instructions of computer.
COMPUTER ORGANIZATION CSCE 230 Final Project. OVERVIEW  Implemented RISC processor  VHDL  Test program created to demonstrate abilities.
ELE22MIC Lecture 3 Paul Main’s Office Location has moved to Pysical Sciences 2 Room 107 Will be available for 2 hours consultation 10am - 12am after Tuesday.
Multiplexers 1 The output is equal to one of several input signals to the circuit The multiplexer selects which input signal to use as an output signal.
May Madness 2012 Ring Toss (Updated 3/6/12 9:00am)
The Central Processing Unit (CPU) and the Machine Cycle.
Computer Systems - Processor. Objectives To investigate and understand the structure and role of the processor.
A four function ALU A 00 ADD B MUX SUB 11 Result AND OR
Confidentiality/date line: 13pt Arial Regular, white Maximum length: 1 line Information separated by vertical strokes, with two spaces on either side Disclaimer.
CSE115: Introduction to Computer Science I Dr. Carl Alphonce 219 Bell Hall
Computer Hardware – System Unit
Central Processing Unit (CPU)
Arithmetic-logic units1 An arithmetic-logic unit, or ALU, performs many different arithmetic and logic operations. The ALU is the “heart” of a processor—you.
Question What technology differentiates the different stages a computer had gone through from generation 1 to present?
CO5023 Latches, Flip-Flops and Decoders. Sequential Circuit What does this do? The OUTPUT of a sequential circuit is determined by the current output.
Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon 1-1 Panorama of VLSI Design Fabrication (Chem, physics) Technology (EE) Systems (CS) Matel.
Simple ALU How to perform this C language integer operation in the computer C=A+B; ? The arithmetic/logic unit (ALU) of a processor performs integer arithmetic.
M211 – Central Processing Unit
1 3 Computing System Fundamentals 3.2 Computer Architecture.
Computers Are Your Future Eleventh Edition Chapter 2: Inside the System Unit Copyright © 2011 Pearson Education, Inc. Publishing as Prentice Hall1.
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Yaohang Li.
Computer Operation. Binary Codes CPU operates in binary codes Representation of values in binary codes Instructions to CPU in binary codes Addresses in.
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
Software Design and Development Computer Architecture Computing Science.
Blimp Pentathlon a proposal of possible events for an indoor blimp competition The Blimp Pentathlon is an open-source, team guided competition. The competition.
Computer Science 210 Computer Organization
GCSE OCR Computing A451 The CPU Computing hardware 1.
PROGRAMMABLE LOGIC CONTROLLERS SINGLE CHIP COMPUTER
Objectives Overview Differentiate among various styles of system units on desktop computers, notebook computers, and mobile devices Identify chips, adapter.
Computer Hardware – System Unit
Random access memory Sequential circuits all depend upon the presence of memory. A flip-flop can store one bit of information. A register can store a single.
Edexcel GCSE Computer Science Topic 15 - The Processor (CPU)
More Devices: Control (Making Choices)
Discovering Computers 2011: Living in a Digital World Chapter 4
Components of Computer
Course Name: Computer Application Topic: Central Processing Unit (CPU)
von Neumann Architecture CPU
Components of Computer
INTRODUCTION TO MICROPROCESSORS
Computer Science 210 Computer Organization
Edited by : Noor Alhareqi
Fundamentals of Computer Science Part i2
Edited by : Noor Alhareqi
Computer Science 210 Computer Organization
A451: Computer Systems and Programming
The Numbers Game.
Black Boxes and Abstraction or A quick run through how computers work
Random access memory Sequential circuits all depend upon the presence of memory. A flip-flop can store one bit of information. A register can store a single.
Chapter 6: Understanding and Assessing Hardware
Digital Circuits and Logic
Chapter 0 Introduction Introduction Chapter 0.
Presentation transcript:

Simplified overview of the 2013 BEST field and gameplay By Ian Prester

Coat hangers and Wooden Posts Coat hangers and Wooden Posts CPU Slot s CPU Slot s Memory Slots Memory Slots Wooden Dowels And Cups Wooden Dowels And Cups CPU Pieces CPU Pieces Memory Pieces Memory Pieces

Gameplay is seperated into three different areas this year 1: The first area is called transistor fabrication. – This is the multicolored wooden dowels and the cups in which they are to be placed 2: The second area is called IC (integrated circuit) fabrication. – This is the rack of multicolored coat hangers and the wooden posts with PVC pipes on which they are to be hung 3: The third area is called the CPU (Central Processing Unit) fabrication area. – This is the table in the middle of the playing field that has slots for the foam pieces on the floor to be placed in.

Objective In short the objective for the game is to build the best CPU (foam puzzle pieces in stage 3) possible. In order to build the CPU 1.Gates (dowels from stage 1)must be built 2.Integrated circuits (coat hangers from stage 2) must be built 3.ICs (foam pieces) are used in stage 3 to make the best CPU The scoring software will keep track of how many gates and ICs and CPUs have been made for each team during the entire competition No gates and no ICs means no CPU

Stage 1 Gate Fabrication (Dowels) This stage of the competition requires teams to take the wooden dowels (transistors) on the bottom rack and place them into the bins above Different bins account for different points Lower bins are worth half the points upper bins are White ends out mean half the points of red ends out NAND bins (the ones facing the other way are the same as far as points and gates as the upper bins

Gatekeeper Transistor Values --Gate Fabrication Area-- Gatekeeper Transistor Values --Gate Fabrication Area-- 24 transistors 48 transistors 48 transistors 96 transistors Transistor values for AND, OR and NOT gates Non-painted end Painted end Upper Assembly Line Lower Assembly Line

Transistor values for NAND gates Non-painted end Painted end 48 transistors 96 transistors Gatekeeper Transistor Values --Gate Fabrication Area--

# of Gates# of Transistors Point Value 1 AND Gate =24 transistors = 10 points 1 OR Gate =24 transistors= 10 points 1 NOT Gate =24 transistors= 10 points 1 NAND Gate =16 transistors = 8 points # of Gates# of Transistors Point Value 1 AND Gate =24 transistors = 10 points 1 OR Gate =24 transistors= 10 points 1 NOT Gate =24 transistors= 10 points 1 NAND Gate =16 transistors = 8 points Transistor Point Values --Gate Fabrication Area-- Transistor Point Values --Gate Fabrication Area-- Example #1 1 AND Gate 24 transistors 10 points Example #2 4 AND Gates 96 transistors 40 points

Gate TypeTransistors Required Per Gate AND24 OR24 NOT24 NAND16 The purpose of creating transistors is to be able to use them for gates in the second round Below is a table of how many transistors are required to create each type of gate that is required in stage 2 For example: if a team scores a dowel with red end out on the upper assembly line of the and section then they score 96 AND transistors. This translates into 4 AND gates (4 red hangers) that can be used in stage 2

Stage 2 Integrated Circuit Fabrication (Coat Hangers and posts) This stage of the competition requires teams to take gates (coat hangers) and place them on PVC pipes jutting from the wooden posts The purpose of this stage is to build the cpu pieces or ICs (foam pieces) needed for stage 3 Teams are only able to use the gates (dowels from stage 1) that they have already assembled (from previous or current rounds) Lower PVC pipes are half as fast as upper ones First tower is the MUX (Multiplexor) Second is the Adder Third is the Decoder Last is the D-Latch (Data Latch)

Building Integrated Circuits Gatekeeper: Clothes hangers represent gates. To build an integrated circuit, calculations must be made to determine the number and type of gates needed to create each circuit. Remember, inventory is required from Stage 1: Gate Fabrication Area. 1 Red hanger = 1 AND gate 1 White hanger = 1 OR gate 1 Blue hanger = 1 NOT gate 1 Black hanger = 1 NAND gate

IC Fabrication contd Hangers can be suspended by the PVC in any fashion as long as they are not supported by the field IC is only as efficient as lowest hanger. – For example, if a team was building a D-Latch (needing only two black hangers) and had one black hanger on the upper post and one on the lower post then the team would only receive one D-Latch gate. – If the team were to place both the black hangers on the upper post then they would receive two D-Latch gates since the upper post is running at double speed

AND OR NOT NAND Squares represent colored hangers and the number required to build each integrated circuit. Strategy will determine whether a team uses NAND gates or AND/OR/NOT gates. or AdderMUXDecoderD-Latch Register & Memory Units MUX Manufactured80 Points Each Adders Manufactured60 Points Each Decoders Manufactured40 Points Each D-Latches Manufactured60 Points Each IC Fabrication Scoring

Okay, this is a little confusing, no? Heres a little recap – Dowels in buckets = Transistors – Use table to know how many gates are produced from transistors – Gates (hangers) are used in stage 2 to produce the foam pieces needed in stage 3 for the CPU and memory MUX = Multiplexor (first tower) Adder = (Second tower) Decoder = Instruction/Address Decoder (Third tower) D-Latch = Register/Memory Unit (Fourth Tower) Okay, lets keep going Gate TypeTransistors Required Per Gate AND24 OR24 NOT24 NAND16

Stage 3 CPU Fabrication (Foam Puzzle Pieces) The purpose of this stage is to take the foam pieces (CPU and memory components) and place them on the board to make the best CPU and Memory possible The foam pieces are representations of the ICs made in stage 2 with the coat hangers and posts D-Latch = Register/Memory Unit Decoder = Instruction Decoder/Address Decoder Adder + MUX = ALU

The BEST CPU Fabrication Area The BEST CPU Fabrication Area consists of two sub-areas: Core Processor Area (located on the left) Memory Module Area (located on the right) The BEST CPU Fabrication Area consists of two sub-areas: Core Processor Area (located on the left) Memory Module Area (located on the right)

Fabricating a Core Processor (The square board on the left) A BEST Core Processor requires: (3) Registers (made by placing one D-Latch into each designated area) (1) Instruction Decoder (made by placing one Decoder into the designated area) (1) Arithmetic Logic Unit (ALU) (made by placing one MUX and one Adder into the designated areas A BEST Core Processor requires: (3) Registers (made by placing one D-Latch into each designated area) (1) Instruction Decoder (made by placing one Decoder into the designated area) (1) Arithmetic Logic Unit (ALU) (made by placing one MUX and one Adder into the designated areas

Fabricating a Memory Module (The rectangular board on the right) A BEST Memory Module is capable of fabricating two types of memory modules: 8-bit Memory Module (made by placing one D-Latch into any one of the Memory Unit slots) 32-bit Memory Module (made by placing four D-Latches and one Address Decoder the Memory Unit and Address Decoder slots) A BEST Memory Module is capable of fabricating two types of memory modules: 8-bit Memory Module (made by placing one D-Latch into any one of the Memory Unit slots) 32-bit Memory Module (made by placing four D-Latches and one Address Decoder the Memory Unit and Address Decoder slots)

CPU Fabrication Point Values --CPU Fabrication Area-- CPU Fabrication Point Values --CPU Fabrication Area-- Register installed 90 points Instruction Decoder installed 60 points MUX installed in ALU 120 points Adder installed in ALU 90 points 8-bit Memory Module completed90 points 32-bit Memory Module completed 420 points 8-bit CPU completed 512 points 32-bit CPU completed 1024 points Register installed 90 points Instruction Decoder installed 60 points MUX installed in ALU 120 points Adder installed in ALU 90 points 8-bit Memory Module completed90 points 32-bit Memory Module completed 420 points 8-bit CPU completed 512 points 32-bit CPU completed 1024 points

Inventory System Gatekeeper utilizes an inventory system that is independent from scoring values: Components fabricated in each stage are placed in a teams inventory This inventory is NOT represented physically, but is instead maintained by the BEST Scoring Software Hubs will provide a display for viewing team inventory, but it is HIGHLY RECOMMENDED THAT TEAMS TRACK THEIR OWN INVENTORY Gatekeeper utilizes an inventory system that is independent from scoring values: Components fabricated in each stage are placed in a teams inventory This inventory is NOT represented physically, but is instead maintained by the BEST Scoring Software Hubs will provide a display for viewing team inventory, but it is HIGHLY RECOMMENDED THAT TEAMS TRACK THEIR OWN INVENTORY

Scoring Overview

The 5S Bonus The 5S Bonus is awarded at the completion of each match for maintaining a clean and safe work environment: 5S Bonus is calculated at the end of each match but is not finalized until the end of the round 5S Bonus will be awarded at the end of a match, if no game pieces have been removed from play, and any game pieces in contact with the floor are also in contact with the robot The maximum 5S per round is 10% of the scored amount The 5S Bonus is awarded at the completion of each match for maintaining a clean and safe work environment: 5S Bonus is calculated at the end of each match but is not finalized until the end of the round 5S Bonus will be awarded at the end of a match, if no game pieces have been removed from play, and any game pieces in contact with the floor are also in contact with the robot The maximum 5S per round is 10% of the scored amount 1.Sort 2.Set in order 3.Shine 4.Standardize 5.Sustain

Good Luck! Please remember to read the rules FIRST. Any remaining questions can be addressed on the Official BEST Q&A!