Verilog HDL -Introduction

Slides:

Advertisements

Similar presentations

Reconfigurable Computing S. Reda, Brown University Reconfigurable Computing (EN2911X, Fall07) Lecture 06: Verilog (2/3) Prof. Sherief Reda Division of.

Advertisements

Simulation executable (simv)

The Verilog Hardware Description Language

Supplement on Verilog adder examples

CPEN Digital System Design

SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapters 4 – Part3: Verilog – Part 1.

CSE 201 Computer Logic Design * * * * * * * Verilog Modeling

CSE 341 Verilog HDL An Introduction. Hardware Specification Languages Verilog  Similar syntax to C  Commonly used in  Industry (USA & Japan) VHDL 

ECE 551 Digital System Design & Synthesis Lecture 08 The Synthesis Process Constraints and Design Rules High-Level Synthesis Options.

1 Pertemuan 9 Verilog HDL Matakuliah: H0362/Very Large Scale Integrated Circuits Tahun: 2005 Versi: versi/01.

1 Workshop Topics - Outline Workshop 1 - Introduction Workshop 2 - module instantiation Workshop 3 - Lexical conventions Workshop 4 - Value Logic System.

ELEN 468 Lecture 151 ELEN 468 Advanced Logic Design Lecture 15 Synthesis of Language Construct I.

1 Hardware description languages: introduction intellectual property (IP) introduction to VHDL and Verilog entities and architectural bodies behavioral,

The Multicycle Processor II CPSC 321 Andreas Klappenecker.

Logic Values 0:logic 0 / false 1:logic 1 / true X:unknown logic value Z:high-impedance.

ENEE 408C Lab Capstone Project: Digital System Design Verilog Tutorial Class Web Site:

Verilog Sequential Circuits Ibrahim Korpeoglu. Verilog can be used to describe storage elements and sequential circuits as well. So far continuous assignment.

ECE 353 Computer Systems Lab I Verilog Hardware Description Language.

ENEE 408C Lab Capstone Project: Digital System Design Spring 2005 Class Web Site: e408c.

Reconfigurable Computing (EN2911X, Fall07) Lecture 05: Verilog (1/3) Prof. Sherief Reda Division of Engineering, Brown University

B. RAMAMURTHY Hardware Description Language 8/2/

Hardware Description Language(HDL). Verilog simulator was first used beginning in 1985 and was extended substantially through The implementation.

Digital System Design EEE344 Lecture 3 Introduction to Verilog HDL Prepared by: Engr. Qazi Zia, Assistant Professor EED, COMSATS Attock1.

Verilog Basics Nattha Jindapetch November Agenda Logic design review Verilog HDL basics LABs.

1 VERILOG Fundamentals Workshop סמסטר א ' תשע " ה מרצה : משה דורון הפקולטה להנדסה Workshop Objectives: Gain basic understanding of the essential concepts.

Chapter 6. Dataflow Modeling. Continuous Assignments The left hand side always be a scalar or vector net or a concatenation of scalar and vector nets.

ECE 2372 Modern Digital System Design

Workshop Topics - Outline

Spring 2009W. Rhett DavisNC State UniversityECE 406Slide 1 ECE 406 – Design of Complex Digital Systems Lecture 3: Structural Modeling Spring 2009 W. Rhett.

C ONTINUOUS A SSIGNMENTS. C OMBINATIONAL L OGIC C IRCUITS each output of a Combinational Logic Circuit  A function of the inputs - Mapping functions.

1 An Update on Verilog Ξ – Computer Architecture Lab 28/06/2005 Kypros Constantinides.

Digital System 數位系統 Verilog HDL Ping-Liang Lai (賴秉樑)

CH71 Chapter 7 Hardware Description Language (HDL) By Taweesak Reungpeerakul.

Module 1.3 Verilog Basics UNIT 1 : Introduction to Verilog Data Types.

Module 1.2 Introduction to Verilog

1 CSE-308 Digital System Design (DSD) N-W.F.P. University of Engineering & Technology, Peshawar.

COE 202 Introduction to Verilog Computer Engineering Department College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals.

1 Hardware description languages: introduction intellectual property (IP) introduction to VHDL and Verilog entities and architectural bodies behavioral,

Digital System Design Verilog ® HDL Introduction to Synthesis: Concepts and Flow Maziar Goudarzi.

Digital System Design Verilog ® HDL Design at Structural Level Maziar Goudarzi.

Verilog A Hardware Description Language (HDL ) is a machine readable and human readable language for describing hardware. Verilog and VHDL are HDLs.

ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.

CSCI-365 Computer Organization Lecture Note: Some slides and/or pictures in the following are adapted from: Computer Organization and Design, Patterson.

Introduction to ASIC flow and Verilog HDL

Sharif University of Technology Department of Computer Engineering Verilog ® HDL Basic Concepts Alireza Ejlali.

Multiplexers Section Topics Multiplexers – Definition – Examples – Verilog Modeling.

Introduction to Verilog

COE 202 Introduction to Verilog Computer Engineering Department College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals.

Chapter 3: Dataflow Modeling Digital System Designs and Practices Using Verilog HDL and 2008~2010, John Wiley 3-1 Chapter 3: Dataflow Modeling.

Chapter1: Introduction Digital System Designs and Practices Using Verilog HDL and 2008~2010, John Wiley 1-1 Chapter 1: Introduction Prof. Ming-Bo.

Exp#5 & 6 Introduction to Verilog COE203 Digital Logic Laboratory Dr. Ahmad Almulhem KFUPM Spring 2009.

Structural Description

Hardware Description Languages: Verilog

Discussion 2: More to discuss

Verilog Introduction Fall

Lecture 2 Supplement Verilog-01

Hardware Description Languages: Verilog

Introduction to DIGITAL CIRCUITS MODELING & VERIFICATION using VERILOG [Part-I]

Chapter 3: Dataflow Modeling

OUTLINE Introduction Basics of the Verilog Language

Logic Values 0:logic 0 / false 1:logic 1 / true X:unknown logic value

Logic Values 0:logic 0 / false 1:logic 1 / true X:unknown logic value

Logic Values 0:logic 0 / false 1:logic 1 / true X:unknown logic value

Verilog-HDL Reference: Verilog HDL: a guide to digital design and synthesis, Palnitkar, Samir Some of slides in this lecture are supported by Prof. An-Yeu.

Supplement on Verilog adder examples

Introduction to Digital IC Design

COE 202 Introduction to Verilog

Reconfigurable Computing (EN2911X, Fall07)

Presentation transcript:

Verilog HDL -Introduction VLSI Group –DAIICT Kishore, Aditya & Harsha Ref: Verilog – HDL by samir palnitkar 2nd Edition

Module- Basic building block A module can be an element or collection of low level design blocks

Levels of Abstraction-1 Switch Level: Module implemented with switches and interconnects. Lowest level of Abstraction Gate Level: Module implemented in terms of logic gates like (and ,or) and interconnection between gates

Levels of Abstraction-2 Dataflow Level: Module designed by specifying dataflow. The designer is aware of how data flows between hardware registers and how the data is processed in the design Behavioral Level :Module can be implemented in terms of the desired design algorithm without concern for the hardware implementation details. Very similar to C programming

Hierrarchy

Basic Concepts Number is specified as <size>'<baseformat><number>

Contd.

Nets Nets represent connections between hardware elements. Just as in real circuits, nets have values continuously driven on them by the outputs of devices that they are connected to.

Registers Registers represent data storage elements. Registers retain value until another value is placed onto them. In Verilog, the term register merely means a variable that can hold a value. Unlike a net, a register does not need a driver.

Vectors Arrays of Regs and Nets

Integers and Parameters

Ports Ports provide interface for by which a module can communicate with its environment

Module

Port connection rules

Example

Connecting Ports Suppose we have a module

Gate Level Modeling A logic circuit can be designed by use of logic gates. Verilog supports basic logic gates as predefined primitives. These primitives are instantiated like modules except that they are predefined in Verilog and do not need a module definition.

Gate gate_name(out,in1,in2…)

Buf/not gates Buflnot gates have one scalar input and one or more scalar outputs.

Bufif/notif

Instantiation of bufif gates

Design of 4:1 Multiplexer

Contd..

Stimulus

4 bit full adder

Declaration:

Code contd..

4 bit adder using 1 bit adder

Stimulus

Gate Delays: Rise Delay: Delay associated with a o/p transition to 1 from any value. Fall Delay: Delay associated with o/p transition to 0 from any value. Turn off Delay: Delay associate with o/p transition to Z from another value.

Dataflow Modeling In complex designs the number of gates is very large Currently, automated tools are used to create a gate-level circuit from a dataflow design description. This process is called logic synthesis

Continuous Assignment

Rules: The left hand side of an assignment must always be a scalar or vector net It cannot be a scalar or vector register. Continuous assignments are always active. The assignment expression is evaluated as soon as one of the right-hand-side operands changes and the value is assigned to the left-hand-side net.

The operands on the right-hand side can be registers or nets. Delay values can be specified for assignments in terms of time units. Delay values are used to control the time when a net is assigned the evaluated value

Operator Types

Conditional Operator

4:1 Multiplexer Example