1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 0 1 1 0 1 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 0 1 1 0 1 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 0 1 1 0 1 1 0 1 0 0 1 0 1 0 0 1 0 0.

Slides:



Advertisements
Similar presentations
Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.
Advertisements

D Flip-Flop.
Synchronous Counters with SSI Gates
Synchronous Sequential Logic
Give qualifications of instructors: DAP
CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.
Sequential circuits The digital circuits considered thus far have been combinational, where the outputs are entirely dependent on the current inputs. Although.
Sequential Circuits : Part I Read Sections 5-1, 5-2, 5-3.
+ CS 325: CS Hardware and Software Organization and Architecture Sequential Circuits 1.
SHIFT REGISTERS: CONVERTING BETWEEN SERIAL AND PARALLEL DATA Mark Neil - Microprocessor Course 1 Serial versus Parallel Data Transfers.
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
ENGIN112 L27: Counters November 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 27 Counters.
A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.
CS370 Counters. Overview °Counter: A register that goes through a prescribed series of states °Counters are important components in computers. °Counters.
Fall 2007 L16: Memory Elements LECTURE 16: Clocks Sequential circuit design The basic memory element: a latch Flip Flops.
Sequential Circuit Introduction to Counter
Counters  A counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred, often in relationship.
Rabie A. Ramadan Lecture 3
Asynchronous Sequential Circuit Design  SSC versus ASC  Asynchronous Sequential Machine Modes Prepared By AJIT SARAF.
CS 352 : Computer Organization and Design University of Wisconsin-Eau Claire Dan Ernst Latches & Flip-Flops.
SEQUENTIAL LOGIC By Tom Fitch. Types of Circuits Combinational: Gates Combinational: Gates Sequential: Flip-Flops Sequential: Flip-Flops.
Basic Concepts of Sequential Circuits Section Lecture 01.
COUNTERS Why do we need counters?
D Flip Flop. Also called: Delay FF Data FF D-type Latches ‘Delayed 1 Clock Pulse’
SHIFT REGISTERS: CONVERTING BETWEEN SERIAL AND PARALLEL DATA Mark Neil - Microprocessor Course 1 Serial versus Parallel Data Transfers.
REGISTER TRANSFER LANGUAGE (RTL) INTRODUCTION TO REGISTER Registers1.
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
Logic Design (CE1111 ) Lecture 6 (Chapter 6) Registers &Counters Prepared by Dr. Lamiaa Elshenawy 1.
Sequential Logic Circuit Design Eng.Maha Alqubali.
1 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers: parallel and.
1 Homework Reading –Tokheim Chapter 9.1 – 9.6 Machine Projects –Continue on mp3 Labs –Continue in labs with your assigned section.
INTRODUCTION FLIP FLOPS: Flip flop is the basic memory element in a digital computer. It is used to store one bit of information with a 0 (or) 1. It is.
Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.
SIGNAL TRAINING SCHOOL – BORDER SECIRITY FORCE - TIGRI
Digital Design - Sequential Logic Design
SAP1 (Simple-As-Possible) Computer
LATCHED, FLIP-FLOPS,AND TIMERS
REGISTER TRANSFER LANGUAGE (RTL)
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
Sequential Logic Counters and Registers
Synchronous Sequential Circuits
Flip Flops.
Flip Flop.
D Flip-Flop.
Latches and Flip-flops
Registers and Counters
Basics Combinational Circuits Sequential Circuits Ahmad Jawdat
Jeremy R. Johnson Mon. Apr. 3, 2000
COMP541 Sequential Circuits
COE 202: Digital Logic Design Sequential Circuits Part 4
4-Bit Counter Spencer Canavan.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN
Dr. Clincy Professor of CS
Computer Architecture and Organization: L02: Logic design Review
Storage Elements.
SYEN 3330 Digital Systems Chapter 7 – Part 1 SYEN 3330 Digital Systems.
CHAPTER 4 COUNTER.
Reference: Chapter 5 Sequential Circuits Moris Mano 4th Ediditon
1) Latched, initial state Q =1
Digital Logic Department of CNET Chapter-6
Digital Logic Department of CNET Chapter-6
Flip Flops Unit-4.
Outline Registers Counters 5/11/2019.
Registers and Counters
Instructor: Alexander Stoytchev
Chapter 5 Sequential Circuits.
Counters.
Registers Today we’ll see some common sequential devices: counters and registers. They’re good examples of sequential analysis and design. They are also.
ECE 352 Digital System Fundamentals
Clocks A clock is a free-running signal with a cycle time.
Presentation transcript:

1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 0 1 1 0 1 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 0 1 1 0 1 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 0 1 1 0 1 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 0 1 1 0 1 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 0 1 1 0 1 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 0 1 1 0 1 0 1 1 0 1 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 0 1 1 0 1 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 0 1 1 0 1 0 1 0 0 1 0 0 0 1 1 0 1 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 0 1 1 0 1 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 0 1 1 0 1 0 1 1 0 1 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 0 1 1 0 1 1 0 1 0 0 1 0 NBN Project Series Synchronising Data

Clock Pulse Definitions Positive Pulse Leading Edge Trailing Edge

Clock Pulse Definitions Positive Pulse Negative Pulse Leading Edge Trailing Edge Leading Edge Trailing Edge

Clock Pulse Synchronisation Data read on leading edge of clock pulse. Signal would be read as “ON” or “1”. Data read on leading edge of clock pulse. Signal would be read as “OFF” or “0”. Data read on leading edge of clock pulse. How would this signal be read? Data Clock Pulse

Clock Pulse Synchronisation

Clock Pulse Synchronisation 1 ? 1 ? 1 1 Is that the signal you thought would be sent / received?

Clock Pulse Synchronisation In Synchronous circuits each storage element (data) must be loaded before the clock pulse is sent to transmit the data. Circuits: Data is sent to a register where it is held. The data is transmitted on either the leading or trailing edge of the clock pulse. Simple registers consist of a bank of ‘Flip Flops’.

Clock Pulse Synchronisation In Synchronous circuits each storage element (data) must be loaded before the clock pulse is sent to transmit the data. Programming Considerations When writing your program for the TI-Innovator, make sure the data is sent to the LED that will be used to display the data BEFORE sending the ON signal to the LED representing the clock pulse.