Day - 3 EL-313: Samar Ansari. INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic.

Slides:

Advertisements

Similar presentations

ECE 506 Reconfigurable Computing Lecture 2 Reconfigurable Architectures Ali Akoglu.

Advertisements

Design Implementation Full Custom ICs, ASICs & PLDs ETEG 431 SG ASIC: Application Specific Integrated Circuit PLD: Programmable Logic Device FPGA: Field.

FPGA (Field Programmable Gate Array)

Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.

PLDs ROM : Programmable OR array

Digital Design: Combinational Logic Blocks

Survey of Reconfigurable Logic Technologies

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

Programmable Logic Devices

MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.

Physical Implementation 1)Manufactured Integrated Circuit (IC) Technologies 2)Programmable IC Technology 3)Other Technologies Other Technologies 1. Off-The-Shelf.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

Physical Design Outline –What is Physical Design –Design Methods –Design Styles –Analysis and Verification Goal –Understand physical design topics Reading.

Programmable logic and FPGA

LabVIEW Design of Digital Integrated Circuits FPGA IC Implantation.

Multiplexers, Decoders, and Programmable Logic Devices

ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.

Programmable logic families and embedded system design

Physical Implementation 1)Manufactured Integrated Circuit (IC) Technologies 2)Programmable IC Technology 3)Other Technologies Manufactured IC Technologies.

Programmable Array Logic (PAL) Fixed OR array programmable AND array Fixed OR array programmable AND array Easy to program Easy to program Poor flexibility.

CS 151 Digital Systems Design Lecture 38 Programmable Logic.

ALTERA UP2 Tutorial 1: The 15 Minute Design. Figure 1.1 The Altera UP 1 CPLD development board. ALTERA UP2 Tutorial 1: The 15 Minute Design.

Digital Circuit Implementation. Wafers and Chips  Integrated circuit (IC) chips are manufactured on silicon wafers  Transistors are placed on the wafers.

Lecture # 1 ENG6090 – VLSI Design.

EE4OI4 Engineering Design Programmable Logic Technology.

ASIC 120: Digital Systems and Standard-Cell ASIC Design Tutorial 4: Digital Systems Concepts November 16, 2005.

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.

System Arch 2008 (Fire Tom Wada) /10/9 Field Programmable Gate Array.

PROGRAMMABLE LOGIC DEVICES (PLD)

VLSI & ECAD LAB Introduction.

Memory and Programmable Logic Memory device: Device to which binary information is transferred for storage, and from which information is available for.

CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.

J. Christiansen, CERN - EP/MIC

Programmable Logic Devices

CS/EE 3700 : Fundamentals of Digital System Design

Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features.

0/13 Introduction to Programmable Logic Devices Aleksandra Kovacevic Veljko Milutinovic

Field Programmable Gate Arrays (FPGAs) An Enabling Technology.

Basic Sequential Components CT101 – Computing Systems Organization.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

Chapter 3 How transistors operate and form simple switches

Basic Logic Functions Chapter 2 Subject: Digital System Year: 2009.

Programmable Logic Device Architectures

IC design options PLD (programmable logic device)

CEC 220 Digital Circuit Design Programmable Logic Devices

Survey of Reconfigurable Logic Technologies

Programmable logic devices. CS Digital LogicProgrammable Logic Device2 Outline PLAs PALs ROMs.

Programmable Logic Devices. Principle of Operation: Example: X = A.B + A’.B’ requires that fuses f1 and f4 to be “blown”.

Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)

Programmable Logic Devices

Introduction to ASICs ASIC - Application Specific Integrated Circuit

This chapter in the book includes: Objectives Study Guide

ETE Digital Electronics

Digital Design Lecture 14

Sequential Programmable Devices

Sequential Logic Design

Programmable Logic Device Architectures

Complex Programmable Logic Device (CPLD) Architecture and Its Applications

Overview The Design Space Programmable Implementation Technologies

Electronics for Physicists

This chapter in the book includes: Objectives Study Guide

Programmable Logic Devices: CPLDs and FPGAs with VHDL Design

Field Programmable Gate Array

Field Programmable Gate Array

Field Programmable Gate Array

Introduction to Programmable Logic Devices

Electronics for Physicists

"Computer Design" by Sunggu Lee

Physical Implementation

Programmable logic and FPGA

Presentation transcript:

Day - 3 EL-313: Samar Ansari

INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic (PAL) Programmable Logic Arrays (PLA) Complex Programmable Logic Devices (CPLD) Gate Array & Sea-of-Gates Design (SOG) Field-Programmable Gate Arrays (FPGA) Field-Programmable Analog Arrays (FPAA) Standard Cell based design Semi Custom Design Full Custom Design Application Specific Integrated Circuits (ASIC)

INTEGRATED CIRCUITS Programmable Logic Arrays (PLA) EL-313: Samar Ansari Programmable device used to implement combinational logic circuits. Set of programmable AND gate planes, which link to a set of programmable OR gate planes This layout allows for a large number of logic functions to be synthesized in the sum of products (and sometimes product of sums) canonical forms.

INTEGRATED CIRCUITS Programmable Array Logic (PAL) EL-313: Samar Ansari Programmable device used to implement combinational logic circuits. Set of programmable AND gate planes, which link to a set of fixed OR gate planes Not programmable Programmable Memory Aid PAL: Programmable AND Logic

INTEGRATED CIRCUITS Complex Programmable Logic Devices (CPLD) EL-313: Samar Ansari Complexity between that of PALs and FPGAs Architectural features of both Building block of a CPLD is the macrocell, which contains logic implementing disjunctive normal form expressions and more specialized logic operations. An Altera MAX series CPLD with 2500 gates.

INTEGRATED CIRCUITS Standard Cell Design EL-313: Samar Ansari A standard cell is a group of transistor and interconnect structures that provides a boolean logic function (e.g., AND, OR, XOR, XNOR, inverters) or a storage function (flip-flop or latch). These cells are realized as fixed-height, variable-width full-custom cells. The key aspect with these libraries is that they are of a fixed height, which enables them to be placed in rows, easing the process of automated digital layout. A standard-cell library may also contain the following additional components: A full layout of the cells Spice models of the cells Verilog models or VHDL models Parasitic Extraction models DRC information

INTEGRATED CIRCUITS Gate Array & Sea-of-Gates (SOG) EL-313: Samar Ansari A gate array circuit is a prefabricated silicon chip circuit with no particular function in which transistors, standard NAND or NOR logic gates, and other active devices are placed at regular predefined positions and manufactured on a wafer Creation of a circuit with a specified function is accomplished by adding a final surface layer or layers of metal interconnects to the chips

INTEGRATED CIRCUITS Field-Programmable Gate Arrays (FPGA) EL-313: Samar Ansari Contain programmable logic components called "logic blocks Reconfigurable interconnects that allow the blocks to be "wired together"somewhat like a one- chip programmable breadboard. Logic blocks can be configured to perform complex combinational functions, or merely simple logic gates like AND and XOR. In most FPGAs, the logic blocks also include memory elements, which may be simple flip-flops or more complete blocks of memory

INTEGRATED CIRCUITS Field-Programmable Analog Arrays (FPAA) EL-313: Samar Ansari Configurable analog blocks (CAB) Reconfigurable interconnects that allow the blocks to be "wired together"somewhat like a one- chip programmable breadboard. For voltage mode devices, each block usually contains an operational amplifier in combination with programmable configuration of passive components.

INTEGRATED CIRCUITS ASIC Design EL-313: Samar Ansari An application-specific integrated circuit (ASIC) is an integrated circuit customized for a particular use, rather than intended for general-purpose use. As feature sizes have shrunk and design tools improved over the years, the maximum complexity (and hence functionality) possible in an ASIC has grown from 5,000 gates to over 100 million. Modern ASICs often include entire 32-bit processors, memory blocks including ROM, RAM, EEPROM, Flash and other large building blocks. Such an ASIC is often termed a SoC (system-on-a-chip). One of the two ASICs on the board the Apple QuickDraw 3D Accelerator Card that handle graphics and the PCI interface.