TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.

Slides:

Advertisements

Similar presentations

ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.

Advertisements

CPEN Digital System Design

ECE Synthesis & Verification - Lecture 2 1 ECE 667 Spring 2011 ECE 667 Spring 2011 Synthesis and Verification of Digital Circuits High-Level (Architectural)

1 Pertemuan 9 Verilog HDL Matakuliah: H0362/Very Large Scale Integrated Circuits Tahun: 2005 Versi: versi/01.

CSE241 Formal Verification.1Cichy, UCSD ©2003 CSE241A VLSI Digital Circuits Winter 2003 Recitation 6: Formal Verification.

CMPT150, Ch 3, Tariq Nuruddin, Fall 06, SFU 1 Ch3. Combinatorial Logic Design Modern digital design involves a number of techniques and tools essential.

Introductory Comments Regarding Hardware Description Languages.

The Design Process Outline Goal Reading Design Domain Design Flow

ELEN 468 Lecture 121 ELEN 468 Advanced Logic Design Lecture 12 Synthesis of Combinational Logic I.

Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.

Chapter 7 Design Implementation (II)

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –

1 Chapter 7 Design Implementation. 2 Overview 3 Main Steps of an FPGA Design ’ s Implementation Design architecture Defining the structure, interface.

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –

Overview Part 1 – Design Procedure 3-1 Design Procedure

© 2011 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.

Design methodology.

Electronic Design Automation. Course Outline 1.Digital circuit design flow 2.Verilog Hardware Description Language 3.Logic Synthesis –Multilevel logic.

Verilog Digital System Design Z. Navabi, McGraw-Hill, 2005

1 VERILOG Fundamentals Workshop סמסטר א ' תשע " ה מרצה : משה דורון הפקולטה להנדסה Workshop Objectives: Gain basic understanding of the essential concepts.

ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 12 – Design Procedure.

Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.

COE4OI5 Engineering Design. Copyright S. Shirani 2 Course Outline Design process, design of digital hardware Programmable logic technology Altera’s UP2.

CAD for Physical Design of VLSI Circuits

Synthesis Presented by: Ms. Sangeeta L. Mahaddalkar ME(Microelectronics) Sem II Subject: Subject:ASIC Design and FPGA.

Hardware Design Environment Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

CMOS Design Methods.

CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.

Chonnam national university VLSI Lab 8.4 Block Integration for Hard Macros The process of integrating the subblocks into the macro.

Chapter 0 deSiGn conCepTs EKT 221 / 4 DIGITAL ELECTRONICS II.

TOPIC : SYNTHESIS INTRODUCTION Module 4.3 : Synthesis.

Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 11 High Desecration Language- Based Design.

1 - CPRE 583 (Reconfigurable Computing): VHDL to FPGA: A Tool Flow Overview Iowa State University (Ames) CPRE 583 Reconfigurable Computing Lecture 5: 9/7/2011.

Modern VLSI Design 4e: Chapter 8 Copyright  2008 Wayne Wolf Topics Modeling with hardware description languages (HDLs).

ECE-C662 Lecture 2 Prawat Nagvajara

Modern VLSI Design 3e: Chapter 8 Copyright  1998, 2002 Prentice Hall PTR Topics n Modeling with hardware description languages (HDLs).

DEVICES AND DESIGN : ASIC. DEFINITION Any IC other than a general purpose IC which contains the functionality of thousands of gates is usually called.

IMPLEMENTATION OF MIPS 64 WITH VERILOG HARDWARE DESIGN LANGUAGE BY PRAMOD MENON CET520 S’03.

Combinational Logic Design. 2 Combinational Circuits A combinational logic circuit has: ♦ A set of m Boolean inputs, ♦ A set of n Boolean outputs ♦ n.

Equivalence checking Prof Shobha Vasudevan ECE 598SV.

IAY 0600 Digital Systems Design Timing and Post-Synthesis Verifications Hazards in Combinational Circuits Alexander Sudnitson Tallinn University of Technology.

ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.

Combinational Logic Design. 2 Combinational Circuits A combinational logic circuit has: ♦ A set of m Boolean inputs, ♦ A set of n Boolean outputs ♦ n.

Combinational Design, Part 2: Procedure. 2 Topics Positive vs. negative logic Design procedure.

EECE 320 L8: Combinational Logic design Principles 1Chehab, AUB, 2003 EECE 320 Digital Systems Design Lecture 8: Combinational Logic Design Principles.

SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.

EMT 351/4 DIGITAL IC DESIGN Week # 1 EDA & HDL.

IAY 0600 Digital Systems Design

ASIC Design Methodology

Combinational Logic Design

Digital System Design An Introduction to Verilog® HDL

EEE2135 Digital Logic Design Chapter 1. Introduction

Topics Modeling with hardware description languages (HDLs).

Overview Part 1 – Design Procedure Beginning Hierarchical Design

Topics Modeling with hardware description languages (HDLs).

Two-phase Latch based design

Week 5, Verilog & Full Adder

IAY 0800 Digitaalsüsteemide disain

ECE-C662 Introduction to Behavioral Synthesis Knapp Text Ch

Behavioral/RTL Description (HDL)

Chapter 3 – Combinational Logic Design

VHDL Introduction.

THE ECE 554 XILINX DESIGN PROCESS

數位IC設計 Pei-Yin Chen, 陳培殷.

Logic Synthesis Tutorial

H a r d w a r e M o d e l i n g O v e r v i e w

Digital Designs – What does it take

*Internal Synthesizer Flow *Details of Synthesis Steps

THE ECE 554 XILINX DESIGN PROCESS

Presentation transcript:

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis

Verilog design and synthesis flow In this ppt we will explain : Design flow with Verilog Verilog Synthesis flow

VLSI Design flow using Verilog A top-down design starts with a behavioral description and is finally sent to the fab after complete placement, layout and final verification as shown in this diagram on right

VLSI Design flow Step 1 : Write a high-level behavioral description of the planned design. This step starts with concepts and ends up with a high level description in the Verilog language. This description can have various levels of detail and essentially has architectural elements and algorithmic elements. Step 2 : Next we perform stepwise refinement to the RTL level. This is again simulated and verified for functional correctness. Step 3 : Synthesize the HDL description with the synthesizer. Detail synthesis flow is explained in later part of this ppt.

VLSI Design flow Step 4 : The output of a synthesizer is a gate-level Verilog description. Compare the output of the gate-level simulation (step 3) against the output of the original Verilog description. Step 5 : After this the layout of the design is prepared followed by post-layout verification.

Synthesis flow : RTL to Gates To fully utilize the benefits of logic synthesis, the designer must first understand the flow from the high-level RTL description to a gate-level netlist.

Stage in Synthesis flow RTL description : The designer describes the design at a high level by using RTL constructs. Translation : The RTL description is converted by the logic synthesis tool to an unoptimized, intermediate, internal representation. Logic optimization : The logic is now optimized to remove redundant logic. Various technology independent boolean logic optimization techniques are used. Technology mapping and optimization : In this step, the synthesis tool takes the internal representation and implements the representation in gates, using the cells provided in the technology library.

Stages in Synthesis flow Technology library : The technology library contains library cells provided by ABC Inc. The term standard cell library and the term technology library are identical and are used interchangeably. Design constraints : Design constraints typically include the following: Timing-The circuit must meet certain timing requirements. An internal static timing analyzer checks timing. Area-The area of the final layout must not exceed a limit. Power-The power dissipation in the circuit must not exceed a threshold.

Stages in Synthesis flow Optimized gate-level description : After the technology mapping is complete, an optimized gate-level netlist described in terms of target technology components is produced. T he designer modifies the RTL or reconstrains the design to achieve the desired results. This process is iterated until the netlist meets the required constraints.