ECE 3130 – Digital Electronics and Design

Slides:



Advertisements
Similar presentations
Lab 08: SR Flip Flop Fundamentals:
Advertisements

Lab02 :Logic Gate Fundamentals:
CT455: Computer Organization Logic gate
Programmable Logic Controllers.
Programming Logic Gate Functions in PLCs
topics Logic gates Gates types Universal gates
Verilog Section 3.10 Section 4.5. Keywords Keywords are predefined lowercase identifiers that define the language constructs – Key example of keywords:
Introduction to Multisim ECE 1020 Professor Ahmadi.
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR, Parity Circuits, Comparators.
ECE 3130 – Digital Electronics and Design Lab 5 Latches and Flip-Flops Fall 2012 Allan Guan.
ECE 3130 – Digital Electronics and Design Lab 4 VTC and Power Consumption Fall 2012 Allan Guan.
Chapter 3 Basic Logic Gates 1.
Electrical and Timing Characteristics of Standard Logic Gates (Lecture #2) ECE 331 – Digital System Design.
ECE 272 Xilinx Tutorial. Workshop Goals Learn how to use Xilinx to: Draw a schematic Create a symbol Generate a testbench Simulate your circuit.
Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 13 CMOS Digital Logic Circuits.
How to use the VHDL and schematic design entry tools.
Physical States for Bits. Black Box Representations.
Computer ArchitectureFall 2008 © August 20 th, Introduction to Computer Architecture Lecture 2 – Digital Logic Design.
Electrical and Timing Characteristics of Standard Logic Gates (Lecture #2) ECE 301 – Digital Electronics.
Digital CMOS Logic Circuits
Digital Design Copyright © 2006 Frank Vahid 1 Digital Design Slides to accompany the textbook Digital Design, First Edition, by Frank Vahid, John Wiley.
VLSI Lab References I am grateful for the contributions from SEMATECH, the Austin Community College, and MKS Instruments. For further reading, I especially.
Lab 04 :Serial Data Control Systems : Slide 2 Slide 3 Slide 4 NOR Gate: NAND Gate: NOR / NAND Alternate Symbols: Slide 5 XOR and XNOR Gate: Serial Data.
In this module you will learn: What the various logic gates do. How to represent logic gates on a circuit diagram. The truth tables for the logic gates.
Digital Design - Combinational Logic Design Chapter 2 - Combinational Logic Design.
Advanced Digital Circuits ECET 146 Week 3 Professor Iskandar Hack ET 221B,
Module 3.  Binary logic consists of :  logic variables  designated by alphabet letters, e.g. A, B, C… x, y, z, etc.  have ONLY 2 possible values:
ECE 3130 – Digital Electronics and Design
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 5: Layout.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 Lab 4: VTC & Power.
ECE122 – Digital Electronics & Design
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 3: Layout.
Tanner Tools Tutorial S-Edit v13.0 Tutorial.
Basic Logic Operations and Standard Logic Gates (Lecture #1) ECE 331 – Digital System Design.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 3: Layout.
ASIC 121: Practical VHDL Digital Design for FPGAs Tutorial 1 September 27, 2006.
Physical States for Bits. Black Box Representations.
Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.
ECE2030 Introduction to Computer Engineering Lecture 4: CMOS Network Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering Georgia Tech.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: CMOS Design.
Objectives Understand the design environment and flow
1. Digital cmos.2 10/15 Figure 10.1 Digital IC technologies and logic-circuit families. Digital IC Technologies CMOS & Pass Transistor Logic dominate.
ECE 2372 Modern Digital System Design Section 4.8 Xilinx Schematic Capture Simulation Tutorial.
Digital Logic Circuits (Part 1) Computer Architecture (Fall 2006)
L 05 29Jan021 EE Semiconductor Electronics Design Project Spring Lecture 05 Professor Ronald L. Carter
Basic Logic Operations and Standard Logic Gates [Lecture:1] Instructor: Sajib Roy Lecturer, ETE, ULAB ETE 204 – Digital Electronics.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: NAND gate.
1 ECE2030 Introduction to Computer Engineering Lecture 4: CMOS Network Prof. Hsien-Hsin Sean Lee School of ECE Georgia Institute of Technology.
ECE122 – Digital Electronics & Design Tanner Tools Tutorial Ritu Bajpai September 4, 2008.
WORKING PRINCIPLE OF DIGITAL LOGIC
 A transistor is the basic building block of electronic components.  The average computer may have millions of them within its circuits.  Essentially,
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: NAND gate.
ECE 3130 Digital Electronics and Design
ECE 3130 Digital Electronics and Design
Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.
ECE2030 Introduction to Computer Engineering Lecture 4: CMOS Network
ECE 3130 Digital Electronics and Design
Introduction Molecules: made up of atoms of individual elements.
Lab02 :Logic Gate Fundamentals:
ECE 331 – Digital System Design
Electronic Circuits Laboratory EE462G Lab #6
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
NAND Gate Truth table To implement the design,
Digital Signals Digital Signals have two basic states:
JC Technology Logic Gates.
KS4 Electricity – Electronic systems
Digital Logic Experiment
Lecture #18 OUTLINE Reading Continue small signal analysis
ECE 3130 Digital Electronics and Design
Presentation transcript:

ECE 3130 – Digital Electronics and Design Lab 1 Introduction to Tanner Tools Fall 2012 Allan Guan

Objectives Review basic digital circuit concepts Develop an understanding of digital circuit design and simulation Learn the basics of the Tanner Tools software Allan Guan

How do digital circuits work? Analog – continuous signal Digital – discrete signal Fundamentally binary devices Quantization of voltage HIGH LOW Allan Guan

Generic Voltage Transfer Characteristics Input IN ≤ VIL  “0” IN ≥ VIH  “1” Output OUT ≤ VOL  “0” OUT ≥ VOH  “1” Allan Guan

Propagation Delay (tP) When the gate inputs change, the outputs do not change instantaneously Defined as the latency between a change in the input and a change in the output measured from the 50% point at the input and the 50% point at the output tPHL – the time it takes for the output to switch from HIGH to LOW tPLH – the time it takes for the output to switch from LOW to HIGH Allan Guan

Logic Gates AND OR NOT (a.k.a. inverter) NAND NOR XOR XNOR Allan Guan

Introduction to MOSFETS Four terminal devices Gate Source Drain Body Two types PMOS – source connected to VHIGH NMOS – source connected to VLOW *NOTE*: The body is always shorted to the source in both devices Allan Guan

Tanner Tools Components 5 Modules L-Edit LVS S-Edit T-Spice W-Edit Allan Guan

Let’s Start… Start  All Programs  Tanner EDA  Tanner Tools v15.0  S-Edit v15.0 64-bit Allan Guan

This is the startup interface Allan Guan

Make a new design file Allan Guan

Create a directory to store your files and set the path Name the design Create a directory to store your files and set the path Allan Guan

Make a new cell Allan Guan

Name the cell and select schematic Allan Guan

This is the schematic workspace Allan Guan

Add the following libraries: C:\Users\Student\Documents\Tanner EDA\Tanner Tools v15.0\Process\Generic_250nm\Generic_250nm_Devices\Generic_250nm_Devices.tanner C:\Users\Student\Documents\Tanner EDA\Tanner Tools v15.0\Process\Standard_Libraries\Misc\Misc.tanner Allan Guan

Inverter Truth table Implementation Input Output 1 Allan Guan

Select the devices library Select the desire component from the parts list Press “Instance” Allan Guan

Left-click to place on grid then click Done Select 4T Left-click to place on grid then click Done Allan Guan

Vdd and Gnd are found in the Misc library Wire In Out Vdd and Gnd are found in the Misc library Allan Guan

Now let’s make a symbol for the inverter Allan Guan

Select the same cell as your schematic Select “symbol” from view Click OK Allan Guan

This is the symbol workspace. Let’s have Tanner generate a symbol for us. Allan Guan

Make sure the Design and Cell are correct and then hit “Replace” Allan Guan

This is the auto-generated symbol but let’s make it better. Pointer This is the auto-generated symbol but let’s make it better. Pick the Pointer tool, select the box, and press Backspace to delete it Allan Guan

Path All angle Pick the “Path” tool and “All angle” selection Draw the standard logic symbol for an inverter Draw “paths” to connect everything Allan Guan

Building the Test Bench Make new design file Call it inverter_test Add the inverter library, which you just made Add the following libraries C:\Users\Student\Documents\Tanner EDA\Tanner Tools v15.0\Process\Standard_Libraries\SPICE_Commands\SPICE_Commands.tanner C:\Users\Student\Documents\Tanner EDA\Tanner Tools v15.0\Process\Standard_Libraries\SPICE_Elements\SPICE_Elements.tanner Allan Guan

Voltage source is found in the SPICE_Elements library Print Voltage is found in the SPICE_Commands library Capacitor is found in the Devices library Voltage source (pulse) Allan Guan

C:\Users\Student\Documents\Tanner EDA\Tanner Tools v15 C:\Users\Student\Documents\Tanner EDA\Tanner Tools v15.0\Process\Generic_250nm\Generic_250nm_Tech\Generic_250nm.lib TT Press this button to set up the simulation Allan Guan

Set the stop time and maximum time step and hit Run Simulation Allan Guan

Allan Guan

NAND Gate Truth table Implementation A B Output 1 Allan Guan

Allan Guan

Allan Guan

Allan Guan

Analysis Tabulate the propagation delays (tPHL, tPLH) for the inverter and NAND gate. Record the waveforms. Allan Guan