Static Interconnection Networks

Slides:



Advertisements
Similar presentations
Parallel Architectures: Topologies Heiko Schröder, 2003.
Advertisements

Parallel Architectures: Topologies Heiko Schröder, 2003.
1 Interconnection Networks Direct Indirect Shared Memory Distributed Memory (Message passing)
CSCI 8150 Advanced Computer Architecture Hwang, Chapter 2 Program and Network Properties 2.4 System Interconnect Architectures.
1 Lecture 23: Interconnection Networks Topics: communication latency, centralized and decentralized switches (Appendix E)
Advanced Topics in Algorithms and Data Structures An overview of the lecture 2 Models of parallel computation Characteristics of SIMD models Design issue.
Interconnection Networks 1 Interconnection Networks (Chapter 6) References: [1,Wilkenson and Allyn, Ch. 1] [2, Akl, Chapter 2] [3, Quinn, Chapter 2-3]
1 CSE 591-S04 (lect 14) Interconnection Networks (notes by Ken Ryu of Arizona State) l Measure –How quickly it can deliver how much of what’s needed to.
Parallel Routing Bruce, Chiu-Wing Sham. Overview Background Routing in parallel computers Routing in hypercube network –Bit-fixing routing algorithm –Randomized.
NUMA Mult. CSE 471 Aut 011 Interconnection Networks for Multiprocessors Buses have limitations for scalability: –Physical (number of devices that can be.
Interconnection Network PRAM Model is too simple Physically, PEs communicate through the network (either buses or switching networks) Cost depends on network.
Models of Parallel Computation Advanced Algorithms & Data Structures Lecture Theme 12 Prof. Dr. Th. Ottmann Summer Semester 2006.
Interconnection Network Topologies
Interconnection Network Topology Design Trade-offs
1 Static Interconnection Networks CEG 4131 Computer Architecture III Miodrag Bolic.
ECE669 L16: Interconnection Topology March 30, 2004 ECE 669 Parallel Computer Architecture Lecture 16 Interconnection Topology.
Chapter 5 Array Processors. Introduction  Major characteristics of SIMD architectures –A single processor(CP) –Synchronous array processors(PEs) –Data-parallel.
Interconnect Network Topologies
Interconnection Networks. Applications of Interconnection Nets Interconnection networks are used everywhere! ◦ Supercomputers – connecting the processors.
Interconnect Networks
CSE Advanced Computer Architecture Week-11 April 1, 2004 engr.smu.edu/~rewini/8383.
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Parallel Programming in C with MPI and OpenMP Michael J. Quinn.
1 Dynamic Interconnection Networks Miodrag Bolic.
Multiprocessor Interconnection Networks Todd C. Mowry CS 740 November 3, 2000 Topics Network design issues Network Topology.
Lecture 3 Innerconnection Networks for Parallel Computers
شبکه های میان ارتباطی 1 به نام خدا دکتر محمد کاظم اکبری مرتضی سرگلزایی جوان
Anshul Kumar, CSE IITD CSL718 : Multiprocessors Interconnection Mechanisms Performance Models 20 th April, 2006.
Computer Science and Engineering Parallel and Distributed Processing CSE 8380 January Session 4.
Anshul Kumar, CSE IITD ECE729 : Advanced Computer Architecture Lecture 27, 28: Interconnection Mechanisms In Multiprocessors 29 th, 31 st March, 2010.
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Shared versus Switched Media.
1 Interconnection Networks. 2 Interconnection Networks Interconnection Network (for SIMD/MIMD) can be used for internal connections among: Processors,
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture.
Super computers Parallel Processing
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture CSE 8383 February Session 9.
Topology How the components are connected. Properties Diameter Nodal degree Bisection bandwidth A good topology: small diameter, small nodal degree, large.
Interconnection Networks Communications Among Processors.
INTERCONNECTION NETWORK
Topologies.
Parallel Architecture
Interconnect Networks
Computer Network Topology
CS 704 Advanced Computer Architecture
Auburn University COMP8330/7330/7336 Advanced Parallel and Distributed Computing Interconnection Networks (Part 2) Dr.
Lecture 23: Interconnection Networks
Connection System Serve on mutual connection processors and memory .
Multiprocessor Interconnection Networks Todd C
Interconnection topologies
Course Outline Introduction in algorithms and applications
Introduction to Parallel Computing
Introduction to Architecture for Parallel Computing
Prof John D. Kubiatowicz
Interconnection Network Routing, Topology Design Trade-offs
John Kubiatowicz Electrical Engineering and Computer Sciences
Introduction to Scalable Interconnection Network Design
Parallel Architectures Based on Parallel Computing, M. J. Quinn
Lecture 14: Interconnection Networks
Outline Interconnection networks Processor arrays Multiprocessors
Interconnection Network Design Lecture 14
Mesh-Connected Illiac Networks
Communication operations
Static Interconnection Networks
High Performance Computing & Bioinformatics Part 2 Dr. Imad Mahgoub
Advanced Computer Architecture 5MD00 / 5Z032 Multi-Processing 2
Interconnection Networks Contd.
Embedded Computer Architecture 5SAI0 Interconnection Networks
Chapter 2 Program and Network Properties
Dynamic Interconnection Networks
Birds Eye View of Interconnection Networks
Interconnection Networks
Topology What are the consequences of using fewer than n2 connections?
Presentation transcript:

Static Interconnection Networks Miodrag Bolic

Linear Arrays and Rings Ring arranged to use short wires Linear Array Asymmetric network Degree d=2 Diameter D=N-1 Bisection bandwidth: b=1 Allows for using different sections of the channel by different sources concurrently. Ring d=2 D=N-1 for unidirectional ring or for bidirectional ring Difference between the linear array and the bus Ring: unidirectional and bidirectional

Ring Fully Connected Topology Chordal ring Needs N(N-1)/2 links to connect N processor nodes. Example N=16 -> 136 connections. N=1,024 -> 524,288 connections D=1 d=N-1 Chordal ring N=16, d=3 -> D=5

Multidimensional Meshes and Tori 3D Cube 2D Grid Mesh Popular topology, particularly for SIMD architectures since they match many data parallel applications (eg image processing, weather forecasting). Illiac IV, Goodyear MPP, CM-2, Intel Paragon Asymmetric d= 2k except at boundary nodes. k-dimensional mesh has N=nk nodes. Torus Mesh with looping connections at the boundaries to provide symmetry. K is the dimension Ring D=k*(n-1), B=n Torus: d=4, D= 2 * ring diameter, B=2n

Trees Diameter and ave distance logarithmic Fixed degree k-ary tree, height d = logk N address specified d-vector of radix k coordinates describing path down from root Fixed degree Route up to common ancestor and down Bisection BW? Binary tree Number of nodes 2^k-1 Leaves, roots

Trees (cont.) Fat tree Star The channel width increases as we go up Solves bottleneck problem toward the root Star Two level tree with d=N-1, D=2 Centralized supervisor node

Hypercubes Each PE is connected to (d = log N) other PEs d = log N Binary labels of neighbor PEs differ in only one bit A d-dimensional hypercube can be partitioned into two (d-1)-dimensional hypercubes The distance between Pi and Pj in a hypercube: the number of bit positions in which i and j differ (ie. the Hamming distance) Example: 10011  01001 = 11010 Distance between PE11 and PE9 is 3 : select any bit position, those PEs which have 0's at that bit position will make up one partition and others will form the second partition In an n-dimensional hypercube, n separate paths always exist between two nodes. This makes the hypercube highly fault tolerant Degree increases linearly with dimension, which limits scalability. 100 110 000 010 111 101 001 011 0-D 1-D 2-D 3-D 4-D 5-D *From Parallel Computer Architectures; A Hardware/Software approach, D. E. Culler

Hypercube routing functions Example Consider 4D hypercube (n=4) Source address s = 0110 and destination address d = 1101 Direction bits r = 0110 1101 = 1011 1. Route from 0110 to 0111 because r = 1011 2. Route from 0111 to 0101 because r = 1011 3. Skip dimension 3 because r = 1011 4. Route from 0101 to 1101 because r = 1011

k-ary n-cubes Rings, meshes, torii and hypercubes are special cases of a general topology called a k-ary n-cube Has n dimensions with k nodes along each dimension An n processor ring is a n-ary 1-cube An nxn mesh is a n-ary 2-cube (without end-around connections) An n-dimensional hypercube is a 2-ary n-cube N=kn Routing distance is minimized for topologies with higher dimension Cost is lowest for lower dimension. Scalability is also greatest and VLSI layout is easiest.

Cube-connected cycle d=3 D=2k-1+ Example N=8 We can use the 2CCC network

References Advanced Computer Architecture and Parallel Processing, by Hesham El-Rewini and Mostafa Abd-El-Barr, John Wiley and Sons, 2005. Advanced Computer Architecture Parallelism, Scalability, Programmability, by  K. Hwang, McGraw-Hill 1993.