Analysis of Logic Circuits Example 1

Slides:



Advertisements
Similar presentations
BOOLEAN ALGEBRA. A Mathematical notation used to represent the function of the Digital circuit. A notation that allows variables & constants to have only.
Advertisements

Prof. Sin-Min Lee Department of Computer Science
ECE 238L Computer Logic Design Spring 2010
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
CS 151 Digital Systems Design Lecture 6 More Boolean Algebra A B.
1 COMP541 Combinational Logic Montek Singh Jan 16, 2007.
Digital Logic and Design Vishal Jethva Lecture No. 10 svbitec.wordpress.com.
Lecture 2 – Boolean Algebra Lecturer: Amy Ching Date: 21 st Oct 2002.
BOOLEAN ALGEBRA Saras M. Srivastava PGT (Computer Science)
Switching functions The postulates and sets of Boolean logic are presented in generic terms without the elements of K being specified In EE we need to.
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
Digital Circuits Design Chin-Sung Lin Eleanor Roosevelt High School.
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
Combinational Logic 1.
Ahmad Almulhem, KFUPM 2009 COE 202: Digital Logic Design Combinational Logic Part 2 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
LOGIC GATES & BOOLEAN ALGEBRA
ENGIN112 L6: More Boolean Algebra September 15, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 6 More Boolean Algebra A B.
ece Parity Used to check for errors Can be either ODD or EVEN Left most bit used as the indicator For EVEN, insert a 0 or a 1 so as to make the.
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
Conversion from one number base to another Binary arithmetic Equation simplification DeMorgan’s Laws Conversion to/from SOP/POS Reading equations from.
DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan mohd nor
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
1 3- De-Morgan’s Theorems 1.The complement of a product of variables is equal to the sum of the complements of the variables. 2. The complement of a sum.
CEC 220 Digital Circuit Design SOP and POS forms Friday, January 23 CEC 220 Digital Circuit Design Slide 1 of 17.
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
Lecture 5 More Boolean Algebra A B. Overview °Expressing Boolean functions °Relationships between algebraic equations, symbols, and truth tables °Simplification.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. De Morgan’s Theorem De Morgan’s Theorem.
DE MORGAN’S THEOREM. De Morgan’s Theorem De Morgan’s Theorem.
Digital Logic & Design Dr. Waseem Ikram Lecture 09.
Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.
CE1110: Digital Logic Design Gate Level Minimization Karnaugh Maps (K-Maps)
CHAPTER 3 Simplification of Boolean Functions
De Morgan’s Theorem,.
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
DeMorgan’s Theorem DeMorgan’s 2nd Theorem
Prof. Sin-Min Lee Department of Computer Science
CHAPTER 2 Boolean Algebra
CHAPTER 1 : INTRODUCTION
CHAPTER 2 Boolean Algebra This chapter in the book includes:
Boolean Algebra and Combinational Logic
Boolean Algebra.
Princess Sumaya University
CHAPTER 3 SETS AND BOOLEAN ALGEBRA
Circuit analysis summary
SLIDES FOR CHAPTER 2 BOOLEAN ALGEBRA
Karnaugh Maps.
ECE 331 – Digital System Design
Digital Logic and Design
Karnaugh Maps (K-Maps)
Boolean Algebra Why study Boolean Algebra?
17-Nov-18 Logic Algebra 1 Combinational logic.
Digital Logic & Design Dr. Waseem Ikram Lecture 13.
Chapter 3 Gate-level Minimization.
Boolean Algebra.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION Part (a)
Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y
Logic Gates By Dr.Mazin Alzewary
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Karnaugh Maps (K maps).
Analysis of Logic Circuits Example 1
Principles & Applications
Laws & Rules of Boolean Algebra
Circuit Simplification and
Computer Architecture
Presentation transcript:

Analysis of Logic Circuits Example 1 Consider the logic circuit comprising of NOT gates, AND gates, NAND gate and NOR gate. The circuit can be represented by a Boolean Expression Let us define the Boolean expression that represents the Logic circuit. Starting from the left hand side of the circuit Output of NOT gate 1 is B* Output of NOT gate 2 is A* Output of two input AND gate 3 is AB* Output of two input AND gate 4 is CD Output of three input NAND gate 5 is (A*B*CD)* Output of two input NOR gate 6 is (AB*+(A*B*CD)*)*

Evaluating Boolean Expression The expression Assume and Expression Conditions for output = 1 X=0 & Y=0 Since X=0 when A=0 or B=1 Since Y=0 when A=0, B=0, C=1 and D=1 Now consider the expression which has two terms The term AB* and the term (A*B*CD)* Assume that the term AB* is represented by literal X Also assume that the term (A*B*CD)*is represented by the literal Y Thus the expression is now represented as (X+Y)* For which condition does the expression output a 1? The expression shows that a NOR operation is being performed between terms X and Y. Therefore when terms X and Y are both 0s only then the output is a 1. The term X=AB* is 0 when literal A is 0 or literal B* is zero or B is 1. The term Y=(A*B*CD)* is 0 when the term A*B*CD =1 the bar has been removed. The term A*B*CD is 1 when literals A*=1, B*=1, C=1 and D=1 Or when A=0, B=0, C=1 and D=1

Evaluating Boolean Expression & Truth Table Conditions for o/p =1 A=0, B=0, C=1 & D=1 Input Output A B C D F 1 Conditions for output =1 are For the term AB* A=0 OR B=1 For the term (A*B*CD)* A=0 AND B=0 AND C=1 AND D=1 For both terms A has to be 0 otherwise the output is not equal to 1 B has to be 0 otherwise the second term is equal to 1 and the output 0 Similarly C and D variables have to be equal to 1s otherwise the second term is equal to 1 and the output 0 The truth table describes the function of the logic circuit and the expression where all outputs are equal to 0 except for the input combination of A=0, B=0, C=1 & D=1

Minterms and Maxterms Minterms: Product terms in Standard Sum Of Product (SOP) form Maxterms: Sum terms in Standard Product of Sum (POS) form The following truth table represent SOP and POS terms

Minterms and Maxterms & Binary representations C Min-terms Max-terms 1

Sum of products (SoP): OR of ANDs e.g. F = Y + XYZ + XY Product of sums (PoS): AND of ORs 6 e.g. G = X(Y + Z)(X + Y + Z)

Converting from PoS (or any form) to SoP Converting from PoS (or any form) to SoP Just multiply through and simplify, e.g., G = X(Y + Z)(X + Y + Z) = XYX + XYY + XYZ + XZX + XZY + XZZ = XY + XY + XYZ + XZ + XZY + XZ = XY + XZ

Converting from SoP to PoS Complement, multiply through, complement via DeMorgan, e.g., F = Y’Z’ + XY’Z + XYZ’ F' = (Y+Z)(X’+Y+Z’)(X’+Y’+Z) = YZ + X’Y + X’Z (after lots of simplification) F = (Y’+Z’)(X+Y’)(X+Z’)

e.g., Minterms for 3 variables A,B,C

Karnaugh Map Simplification of Boolean Expressions Doesn’t guarantee simplest form of expression Terms are not obvious Skills of applying rules and laws K-map provides a systematic method An array of cells Used for simplifying 2, 3, 4 and 5 variable expressions

3-Variable K-map Used for simplifying 3-variable expressions K-map has 8 cells representing the 8 minterms and 8 maxterms K-map can be represented in row format or column format

4-Variable K-map Used for simplifying 4-variable expressions K-map has 16 cells representing the 16 minterms and 8 maxterms A 4-variable K-map has a square format