A Top-Level View Of Computer Function And Interconnection

Slides:



Advertisements
Similar presentations
Computer System Overview
Advertisements

CSCI 4717/5717 Computer Architecture
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
1 Lecture 2: Review of Computer Organization Operating System Spring 2007.
© Copyright 2004 Dr. Phillip A. Laplante 1 Memory  Memory access  Memory technologies  Memory organization.
Computer System Overview
1 Computer System Overview OS-1 Course AA
1 CSIT431 Introduction to Operating Systems Welcome to CSIT431 Introduction to Operating Systems In this course we learn about the design and structure.
Computer System Overview
TECH CH03 System Buses Computer Components Computer Function
Computer System Overview Chapter 1. Basic computer structure CPU Memory memory bus I/O bus diskNet interface.
Computer Organization and Assembly language
1 Computer System Overview Chapter 1 Review of basic hardware concepts.
CS-334: Computer Architecture
Computer Systems Overview. Page 2 W. Stallings: Operating Systems: Internals and Design, ©2001 Operating System Exploits the hardware resources of one.
1 Computer System Overview Chapter 1. 2 n An Operating System makes the computing power available to users by controlling the hardware n Let us review.
Computer System Overview Chapter 1. Operating System Exploits the hardware resources of one or more processors Provides a set of services to system users.
THE COMPUTER SYSTEM. Lecture Objectives Computer functions – Instruction fetch & execute – Interrupt Handling – I/O functions Interconnections Computer.
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
Top Level View of Computer Function and Interconnection.
System bus.
Operating Systems and Networks AE4B33OSS Introduction.
Chapter 1 Computer System Overview Patricia Roy Manatee Community College, Venice, FL ©2008, Prentice Hall Operating Systems: Internals and Design Principles,
2009 Sep 10SYSC Dept. Systems and Computer Engineering, Carleton University F09. SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices 7.2.
Interrupts, Buses Chapter 6.2.5, Introduction to Interrupts Interrupts are a mechanism by which other modules (e.g. I/O) may interrupt normal.
2 nd Year - 1 st Semester Asst. Lect. Mohammed Salim Computer Architecture I 1.
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
EEE440 Computer Architecture
COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE LECTURE # 10 BY MUHAMMAD JAFER 1.
ECEG-3202 Computer Architecture and Organization Chapter 3 Top Level View of Computer Function and Interconnection.
Chapter 6: Computer Components Dr Mohamed Menacer Taibah University
Dr Mohamed Menacer College of Computer Science and Engineering, Taibah University CE-321: Computer.
Lecture 1: Review of Computer Organization
Chapter 3 : Top Level View of Computer Functions Basic CPU function, Interconnection, Instruction Format and Interrupt.
Group 1 chapter 3 Alex Francisco Mario Palomino Mohammed Ur-Rehman Maria Lopez.
Structure and Role of a Processor
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
Chapter 1 Computer System Overview Patricia Roy Manatee Community College, Venice, FL ©2008, Prentice Hall Operating Systems: Internals and Design Principles,
Computer Systems Overview. Lecture 1/Page 2AE4B33OSS W. Stallings: Operating Systems: Internals and Design, ©2001 Operating System Exploits the hardware.
1 Computer System Overview Chapter 1. 2 Operating System Exploits the hardware resources of one or more processors Provides a set of services to system.
Interrupts and exceptions
Operating Systems (CS 340 D)
CHAPTER 4 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
Computer System Overview
Chapter 3 Top Level View of Computer Function and Interconnection
Computer System Overview
ECEG-3202 Computer Architecture and Organization
Process & its States Lecture 5.
BIC 10503: COMPUTER ARCHITECTURE
COMPUTER PERIPHERALS AND INTERFACES
CNET 315 Microprocessor & Assembly Language
Interrupt handling Explain how interrupts are used to obtain processor time and how processing of interrupted jobs may later be resumed, (typical.
Computer System Overview
Computer System Overview
Jazan University, Jazan KSA
A Top-Level View Of Computer Function And Interconnection
Computer Evolution and Performance
A Top-Level View Of Computer Function And Interconnection
William Stallings Computer Organization and Architecture 7th Edition
Jazan University, Jazan KSA
Presentation transcript:

A Top-Level View Of Computer Function And Interconnection Chapter 3 Lecture 07 Faheem ahmad Lecturer, CNET Dept., Jazan University, Jazan KSA A Top-Level View Of Computer Function And Interconnection

Interrupt Interrupt: It is a condition that cause microprocessor to temporarily work on the other task, and then again return to previous. Book Page No 74

Transfer of control via interrupts. the processor and the oper­ating system are responsible for suspending the user program and then resuming it at the same point. When the interrupt processing is completed, execution resumes . Interrupt handler: determines the nature of the interrupt and performs whatever actions are needed Book Page No 76

Multiple interrupts During execution of program if more then one interrupt is there then it is called as multiple interrupts. A typical system can support several to several dozen interrupts, if there are multiple interrupts then how these interrupts are handled by the system. For this situation, system gives priority to the various interrupt. At the start of interrupt cycle, the high priority interrupt will be serviced first then rest services in turn. Book Page No 78

Multiple interrupts Book Page No 81

Classes of interrupt 1.Program: is caused by condition as result of instruction execution, e.g. divide by zero 2.Timer: Generated by timer within processor. 3.I/O: Generated by I/O to signal completion or error condition. 4.Hardware failure: Generated by failure such as power failure or memory parity error.

Interrupt cycle Interrupt cycle: It means interrupt is added to instruction cycle. Processor checks for interrupt. If there is no interrupt CPU continues with fetch and execute process. If there is Interrupt suspend execution of current program Save its context Set program counter to start of interrupt

Instruction cycle with interrupts Book Page No 77

Thank you!!!