COPPER Status T.Higuchi / KEK Jul.4 th, 2009. B2GM Meeting.

Slides:



Advertisements
Similar presentations
Copyright © 2006 by The McGraw-Hill Companies, Inc. All rights reserved. McGraw-Hill Technology Education Copyright © 2006 by The McGraw-Hill Companies,
Advertisements

Trigger & DAQ Ole Hansen SBS Collaboration Meeting 19 March 2010.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.
GSI Event-driven TDC with 4 Channels GET4
Provide data pathways that connect various system components.
1 JParc-K DAQ System Mircea Bogdan December 9-10, 2006.
Chapter 5 The System Unit.
1 iTOP Electronics Effort LYNN WOOD PACIFIC NORTHWEST NATIONAL LABORATORY JULY 17, 2013.
JLab High Resolution TDC Hall D Electronics Review (7/03) - Ed Jastrzembski.
ESODAC Study for a new ESO Detector Array Controller.
A Gigabit Ethernet Link Source Card Robert E. Blair, John W. Dawson, Gary Drake, David J. Francis*, William N. Haberichter, James L. Schlereth Argonne.
Takeo Higuchi Institute of Particle and Nuclear Studies, KEK; On behalf of COPPER working group Jan.20, 2004 Hawaii, USA Super B Factory Workshop Readout.
A presentation by Angela Little SULI Program 8/4/04 Pulsar Boards and the Level II Trigger Upgrade at CDF.
Takeo Higuchi Institute of Particle and Nuclear Studies, KEK on behalf of the COPPER working group Apr.22,2005Super B Factory Workshop Detector (DAQ/Computing)
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
GEM Electronic System Status New releases of electronic boards: ◦ MPD v 4.0 ◦ Backplane 5 slot short (for UVa design) ◦ APV Front-End with Panasonic connector.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
Takeo Higuchi IPNS, KEK COPPER Revision and New CPU.
September 22, 2005 ESF Workshop-Perugia 1 Virgo Control Electronic upgrade Annecy/Pisa/EGO B.Mours.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.
Detectors and read-out DetectorNo. of ch.Read-out method Device candidates CsI(Tl)768Flash ADCCOPPER + 65 MHz FADC FINESSE Active Polarimeter600 x 12 x.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
Takeo Higuchi IPNS, KEK Belle DAQ group Detector R&D: Belle DAQ System 2008/12/06New Hadrons with Various Flavors.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
DAQ Scheme and Beam Test Results H. Asano, M. Friedl, H. Hyun, T. Higuchi, C. Irmler, Z. Natkaniec, W. Ostrowicz, M. Pernicka, T. Tsubuyama.
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
David Abbott - JLAB DAQ group Embedded-Linux Readout Controllers (Hardware Evaluation)
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
EUDRB: the data reduction board of the EUDET pixel telescope Lorenzo Chiarelli, Angelo Cotta Ramusino, Livio Piemontese, Davide Spazian Università & INFN.
Performance of the AMT-3 Based TDC System at Belle S.Y.Suzuki, T.Higuchi, Y.Arai, K.Tauchi, M.Nakao, R.Itoh (KEK) H.Nakayama (University of Tokyo)
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Front-end readout study for SuperKEKB IGARASHI Youichi.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.
David Abbott - Jefferson Lab DAQ group Data Acquisition Development at JLAB.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
TELL-1 and TDC board: present status and future plans B. Angelucci, A. Burato, S. Venditti.
1 DAQ Update MEG Review Meeting, Feb. 17 th 2010.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
Takeo Higuchi (KEK); CHEP pptx High Speed Data Receiver Card for Future Upgrade of Belle II DAQ 1.Introduction – Belle II DAQ Experimental apparatus.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
DEPT OF MODERN PHYSICS, USTC Electronics System of MC IHEP, Beijing ___________________________________________ Muon Group, USTC, Hefei.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
Report on T1 and T2 DAQ A.Asahara, H.Kubo, D.Nishida 5/July/2002CANGAROO meeting.
Development of PCI Bus Based DAQ Platform for Higher Luminosity Experiments T.Higuchi, 1 H.Fujii, 1 M.Ikeno, 1 Y.Igarashi, 1 E.Inoue, 1 R.Itoh, 1 H.Kodama,
PSI - 11 Feb Status of the electronic systems of the MEG Experiment.
1 Electronics Status Trigger and DAQ run successfully in RUN2006 for the first time Trigger communication to DRS boards via trigger bus Trigger firmware.
A commercially available digitization system Fotiou Andreas Andreas Fotiou.
Management of the LHCb DAQ Network Guoming Liu *†, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
Amsterdam, Oct A. Cotta Ramusino, INFN Ferrara 1 EUDRB: status report and plans for interfacing to the IPHC’s M26 Summary: EUDRB developments.
3 Sep 2009SLM1 of 12 SLM performance and limitations based on HW tests.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
CHEP03 P5, 3/24/03, R.Itoh 1 Upgrade of Belle DAQ System Ryosuke Itoh, KEK representing Belle DAQ group 1. Introduction 2. Requirements 3. Design 4. Software.
Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
ROD Activities at Dresden Andreas Glatte, Andreas Meyer, Andy Kielburg-Jeka, Arno Straessner LAr Electronics Upgrade Meeting – LAr Week September 2009.
The Data Handling Hybrid Igor Konorov TUM Physics Department E18.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
vXS fPGA-based Time to Digital Converter (vfTDC)
Discussion Items Clock PC and/or VME CPU Trigger readout
Iwaki System Readout Board User’s Guide
VELO readout On detector electronics Off detector electronics to DAQ
AQT90 FLEX Service Training
PID meeting Mechanical implementation Electronics architecture
TELL1 A common data acquisition board for LHCb
Presentation transcript:

COPPER Status T.Higuchi / KEK Jul.4 th, B2GM Meeting.

Belle II Data Stream Belle II detector Signal Digitizer Digital Signal TX Signal RX Readout Electronics Readout PC Analog Signal TX Signal Digitizer Readout Electronics Readout PC On/in/at the detectorIn the electronics hut Readout PC Event Builder Online PC Farm Storage System STOR ~30m cable

R&D of the Readout Electronics Present FASTBUS-based DAQ will fail around L1 rate ~1 kHz with DAQ deadtime being 20%. And in Belle II, the L1 rate will be ~10kHz. Call for a new readout electronics that works up to L1 rate ~30 kHz. Keywords of R&D Equipped with pipeline (FIFO) Equipped with online CPU for data processing Usage of commercially available products Modularized structure for easier maintenance Seamless switch from the present system

COPPER-II Board Signal RX x 4 or Signal digitizer x 4 Add-on modules to the COPPER called FINESSE RadiSys EPC-6315 – Intel P3 800 MHz – 256 MB memory – Network boot – RedHat Linux 9 Online CPU VME9U size 100 BaseT port x 2 Data transfer and Control Trigger module Onboard FIFO 1MB x 4 on the tail side

Signal Digitizer – AMT3 FINESSE AMT-3 TDC chip 2 – 24 LVDS inputs / chip. – 256-edge deep L1 FIFO (pipeline), 8-event deep trigger FIFO. – Only matching edges to the trigger are output. – 0.7ns timing resolution. – Linearity = 251.0±0.9 ns (RMS) for ns width pulse. Spartan3 FPGA 2 – AMT3 register control. – Data format. – COPPER local bus interface, COPPER FIFO interface. tandem-structured FINESSE

PCI Mezzanine Card Standard 100% Compliant w/ PCI Good for a high density applications Many commercial products – Ethernet cards, CPUs, GbE cards, memory modules, etc. RadiSys EPC-6315 – PMC sized CPU module. – Equipped with Intel PentiumIII 800 MHz w/ 512 MB memory. – RedHat Linux 7.3 or 9, or FedoraCore 1 Linux run on it. – Price = ~\120,000 / module. Bootable from CF card or from network. PCI NICPMC NIC

Performance Review RX TDC FINESSE Emulator Clock/Trigger Generator PMC CPU Ethernet COPPER-II The COPPER works > 30 kHz input rate Factor-10 data reduction Required trigger rate Typical trigger 416 bytes/ev/FINESSE Input trigger rate [kHz] Accepted trigger rate [kHz]

Performance Review AMT3 –FASTBUS (unt = AMT3 LSB) Resolution 0.61 LSB (RMS) Residual distribution Crosscheck of the COPPER output and the FASTBUS output. – Signals from the Q-T converter of Belle CDC are branched to the FASTBUS and the COPPER. COPPER FASTBUS From CDC Daisy-chain

Performance Review # of hits/TDC Deadtime duration (μs) Normal data size 29.5 μs 2.8 μs COPPER/AMT3 FASTBUS We achieved 90% deadtime reduction with pipelined DAQ. S.Y.Suzuki

COPPER History in Belle DAQ – Start of R&D from a scratch. – COPPER prototype in hand – Revision to COPPER-II. – Study of maximum acceptable L1 rate: OK up to 30kHz – Debug of AMT3 FINESSE. – Replacement of the Belle EFC DAQ with 6 COPPERs. – Crosscheck with FASTBUS DAQ. – a 2006 – Replacement of part of the Belle CDC DAQ with COPPERs. – Crosscheck with FASTBUS DAQ. – Deadtime performance study – Replacement of the Belle CDC DAQ totally with 89 COPPERs. – Replacement of the Belle ACC DAQ with 24 COPPERs – Replacement of the Belle TRG DAQ with 26 COPPERs – Replacement of the Belle KLM DAQ with 34 COPPERs. – ECL and TOF DAQ are kept untouched. Ready to go

COPPER-II COPPER-3 Major motivation for the upgrade – Replacement of disappeared/disappearing parts from the market to the available ones. – Bug fix (replacement bug fixing patches to onboard patterns). Minor modifications – Replacement of the onboard Ethernet to the Gbit-Ethernet. – Length normalization of CLK/TRG lines from TTRX to FINESSEs. – Easier access to a reset switch. – Easier access to VME base address configuration switches. – Change of PMC CPU interfacing connector. – Movement of VME J0 receiver location closer to the J0. – RoHS compliant parts.

COPPER-3 Board Looks quite compatible to the COPPER-II. (The board color is changed to turquoise blue)

COPPER-3 Compatibility Study Before the study: Tips to operate the COPPER-3 – Use specially created Linux image for COPPER-3 A Linux image for the COPPER-II cannot be used for the COPPER-3. The special Linux for COPPER-3 is ok for the COPPER-II.

COPPER-3 Compatibility Study Compatibility study setup – Same setup as the system test for the COPPER-II and AMT3-FINESSE Minor troubles in compatibility study Swap of eth0 eth1 configuration A bug found in the AMT3 device driver AMT3 FINESSE Clock/Trigger Generator PMC CPU Ethernet COPPER-3 1 to 96 signal fan-out RX Compatible data as the COPPER-II system test are readout in this study. – Trivially, the COPPER-3 can be said OK. – The CPU is booted up properly. – The CPU, AMT3-FINESSEs and trigger timing system works fine on the COPPER-3.

COPPER-II/COPPER-3 in Belle II DAQ The COPPER-3 is ready to use. – We use the COPPER-3 as the data RX in the electronics hut. We also use existing COPPER-IIs (~250 boards) together with the COPPER-3s. We will purchase ~250 COPPER-3s including spares in coming 2-3 years.

R&D of Processor PMC (PrPMC) Problems of EPC-6315 (existing PrPMC) – Future prospect of the product is unclear. Market trend is switching to ComExpress from PrPMC. Vendor (US RadiSys) may stop the product supply immediately. – Both vendor and Japanese HQ are quite unprofessional. The first release of the product was with untested BIOS. The product was revised with an incompatible network chip. Japan US communication is poor. Call for a new PrPMC with concrete future prospect and kind support. Now in bidding procedure. The company will be fixed on Jul.14 th.

Specification of New PrPMC CPU – Intel Atom 1.6GHz or more. Main memory – 256MB or more. Mass storage – Onboard 4GB SSD or external media like CF. Network I/F – GbE w/ Intel – 900Mbps or more. OS – Redhat Enterprise Linux 3 or CentOS 3 or later. OS bootup method – From mass storage – From USB device – From network User I/F – Serial console or USB/PS2 keyboard+mouse + VGA. Power consumption – < 15W (EPC-6315 … 18W)

Schedule of PrPMC R&D Jun.19 th Announcement of bid Jul.1 st Meeting w/ companies Jul.7 th Deadline of technical report from companies – Block diagram – Layout proposal of major parts Jul.14 th Box open – Company will be fixed on the day Feb.19 th End of R&D. We have two PrPMCs in hand then.

Summary We are confident that the COPPER-based DAQ is in a state of the art. A new COPPER board, COPPER-3, is compatible with the COPPER-II. We are to employ the COPPER-3s for Belle II readout electronics. A new PrPMC, which replaces the EPC-6315 with several problems, is under bidding process. We have them by Feb.19 th.