Elemental silicon is melted and grown into a single crystal ingot

Slides:



Advertisements
Similar presentations
Polycrystalline Solar Panels
Advertisements

FABRICATION PROCESSES
I have seen this happen !. You have exceeded your storage allocation.
Wally Dream Job.
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
P and n type semiconductors. Semiconductors Semiconductors are also referred to as metalloids. Metalloids occur at the division between metals and non-metals.
Advanced Higher Chemistry
PV Panels and P N Junctions How PV Panels work Or An Introduction to the World of Microelctronics.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
Device Fabrication Example
ECE/ChE 4752: Microelectronics Processing Laboratory
Gallium Arsenide (GaAs) the Savior of the Semiconductor Neil Troy.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Carrier Mobility and Velocity
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
I have seen this happen !. You have exceeded your storage allocation.
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
I.C. Technology Processing Course Trinity College Dublin.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
SEMICONDUCTORS Materials can be categorised into conductors, semiconductors or insulators by their ability to conduct electricity.conductorssemiconductorsor.
SILICON DETECTORS PART I Characteristics on semiconductors.
Elemental silicon is melted and grown into a single crystal ingot Single crystal ingot being grown Completed silicon ingot.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
Thermal doping review example This presentation is partially animated. Only use the control panel at the bottom of screen to review what you have seen.
ELECTRONIC PROPERTIES OF MATTER - Semi-conductors and the p-n junction -
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Substitute beer and pizza?. Basic Silicon Solar Cell as fabricated in Cameron With Schematic.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
Junction Formation The position of the junction for a limited source diffused impurity in a constant background is given by The position of the junction.
Diodes II: Fabrication by Doping MS&E 362: Materials Lab III Nov. 8.
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
KUKUM – SHRDC INSEP Training Program 2006 School of Microelectronic Engineering Lecture V Thermal Processes.
CMOS Fabrication EMT 251.
Deposition Techniques
Doping. 고려대학교 Center for MNB Sensor Technology 166.
Semi Conductors Between conductors and insulators are materials, which allow an electric current to flow only under certain circumstances. These are called.
Solid State Devices EE 3311 SMU
Basic Planar Processes
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Fabrication Process terms
“Semiconductor Physics”
Microelectronic Fabrication
CMOS Process Flow.
CACTUS MOON EDUCATION, LLC
Introduction to Semiconductor Material and Devices.
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Example Design a B diffusion for a CMOS tub such that s=900/sq, xj=3m, and CB=11015/cc First, we calculate the average conductivity We cannot calculate.
Silicon Wafer cm (5’’- 8’’) mm
Substitute beer and pizza?
Solar panels are pretty expensive, but they are good to save money on electricity. They take something from the sun and do something with it to make it.
Basic Semiconductor Physics
Chapter 7: DOPANT DIFFUSION
Electronic Fundamental Muhammad Zahid
Materials Conductive materials – valence band overlaps the conduction band Non conductive materials – valence band is separated from conduction.
Substitute beer and pizza?
Wally Dream Job.
EE105 Fall 2007Lecture 1, Slide 1 Lecture 1 OUTLINE Basic Semiconductor Physics – Semiconductors – Intrinsic (undoped) silicon – Doping – Carrier concentrations.
Materials Conductive materials – valence band overlaps the conduction band Non conductive materials – valence band is separated from conduction.
Lecture 1 OUTLINE Basic Semiconductor Physics Reading: Chapter 2.1
PDT 153 Materials Structure And Properties
Materials Conductive materials – valence band overlaps the conduction band Non conductive materials – valence band is separated from conduction.
CSE 87 Fall 2007 Chips and Chip Making
What are P-type and N-type ?
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

Elemental silicon is melted and grown into a single crystal ingot Single crystal ingot being grown Completed silicon ingot

Pure silicon is rarely grown Typically as the silicon crystal is grown, an impurity element is introduced into the growth process to create an electrically positive (missing electron) p-type silicon or electrically negative (extra electron) n-type silicon This process is called doping and the elements used are called dopants Boron, a group 3 element, is the most common p-type dopant Phosphorus, antimony and arsenic are the most common dopants for n-type silicon.

So Dopants are used to change the conductivity of the silicon crystal. The amount of dopant introduced into the crystal as it is being grown determines the resistivity of the silicon crystal and thus the resulting wafers cut from this crystal

Resistivity vs Impurity Concentration

The silicon ingot is sliced into wafers The silicon ingot is sliced into wafers. For microelectronics use and some solar cells, the top side of the wafer is highly polished. Some other solar cells are fabricated on unpolished wafers

Junction Formation Once the wafer has been created with the appropriate dopant (resistivity level) it is ready for additional dopant layers Boron continues to be the most common p-type dopant and phosphorus is now the most common dopant for n-type regions

Dopants can be introduced into the silicon crystal in a variety of ways High Temperature plus time Solid sources Liquid sources Gaseous sources Ion Implantation

Solid Dopant Sources A solid wafer of born (boron nitride), antimony, arsenic, or phosphorus is placed in close proximity to the silicon wafer at high temperature. Atoms are transferred via gas flow on to the silicon wafer and allowed to diffuse into the silicon crystal

Gaseous Sources A gaseous source is introduced into a chamber to supply the dopant material. Requires an air tight chamber because many of the gases used are dangerous Most commonly used for growing the crystal and in ion implantation

Liquid Source With the wafers in a high temperature furnace, a nitrogen carrier gas is bubbled through a flask of phosphorus oxychloride (POCl3). This phosphorus laden gas is flowed into the furnace. This method provides a high concentration of phosphorus which is often desirable. However, this chemical is toxic and dangerous to use

Liquid Source Another liquid source is a “spin on” film This film is spun on the wafer, like photoresist, to a uniform layer The wafer is then inserted into a high temperature furnace and the film is then the source of dopant. Depending on time and temperature, the dopant diffuses into the silicon to a certain depth This is the method we will use on our initial solar cell

High Temperature Furnaces for dopant diffusion

Dopants can be introduced into the silicon crystal with an “ion implanter”

Ion Implantation Tool is very expensive – greater than $1 million Requires high level technical support, operation, and maintenance Implantation of ion causes crystal damage that needs to be annealed out Still requires a high temperature furnace for diffusion of impurities Not a University option BUT foundries offer the service