Ladder Diagram Design: Huffman Method

Slides:



Advertisements
Similar presentations
COUNTERS Counters with Inputs Kinds of Counters Asynchronous vs
Advertisements

State-machine structure (Mealy)
State Machine Design.
Chapter 9 Asynchronous Sequential Logic 9-1 Introduction Introduction 9-2 Analysis Procedure Analysis ProcedureAnalysis Procedure 9-3 Circuits With Latches.
Asynchronous Sequential Logic
Nonlinear & Neural Networks LAB. CHAPTER 13 Analysis of Clocked Sequential Circuit 13.1 A Sequential Parity Checker 13.2 Analysis by Signal Tracing 13.3.
Asynchronous Sequential Logic
Asynchronous Sequential Circuits. 2 Asynch. vs. Synch.  Asynchronous circuits don’t use clock pulses  State transitions by changes in inputs  Storage.
Asynchronous Sequential Circuits
Overview Sequential Circuit Design Specification Formulation
Sequential Circuits Problems(I) Prof. Sin-Min Lee Department of Mathematics and Computer Science Algorithm = Logic + Control.
Sequential circuit design
Clocked Synchronous State Machine Design
Digital Computer Design Fundamental
Flip Flop
Unit 14 Derivation of State Graphs
1 Lecture #12 EGR 277 – Digital Logic Synchronous Logic Circuits versus Combinational Logic Circuits A) Combinational Logic Circuits Recall that there.
1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits Previously, we described the basic building blocks of sequential circuits,
Introduction to State Machine
Digital Logic Design Lecture # 19 University of Tehran.
Asynchronous Sequential Circuits aka ‘Feedback sequential circuits’ - Wakerly Chap 7.9.
1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.
1Sequential circuit design Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA by Erol Sahin and Ruken Cakici.
Chapter 3 Special Section Focus on Karnaugh Maps.
ENG241 Digital Design Week #7 Sequential Circuits (Part B)
Revision Mid 1 Prof. Sin-Min Lee Department of Computer Science.
Synchronous Counter Design
IKI b-Analysis of Sequential Logic Bobby Nazief Semester-I The materials on these slides are adopted from: CS231’s Lecture Notes at.
Sequential circuit analysis1 Sequential Circuit Analysis Last time we started talking about latches and flip-flops, which are basic one-bit memory units.
5-1-2 Synchronous counters. Learning Objectives: At the end of this topic you will be able to: draw a block diagram showing how D-type flip-flops can.
Sequential Circuit Design 05 Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA.
1 Asynchronous Sequential Logic For most figures:.
Synchronous Sequential Logic
Week #7 Sequential Circuits (Part B)
SEQUENTIAL CIRCUITS Sequential Circuits Sequential Circuits.
ANALYSIS OF SEQUENTIAL CIRCUITS
Analysis of Clocked Sequential Circuit
SLIDES FOR CHAPTER 13 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS
Dr. Clincy Professor of CS
29th Oct Review Session 8.
Asynchronous Inputs of a Flip-Flop
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
State Reduction and State Assignment
Instructor: Alexander Stoytchev
KU College of Engineering Elec 204: Digital Systems Design
Sequential circuit design
Instructor: Alexander Stoytchev
Dr. Clincy Professor of CS
BASIC & COMBINATIONAL LOGIC CIRCUIT
Sequential circuit design
Asynchronous Sequential Logic
Sequential circuit design
KU College of Engineering Elec 204: Digital Systems Design
Sequential Systems with Random Inputs
Dr. Clincy Professor of CS
CHAPTER 15 REDUCTION OF STATE TABLES STATE ASSIGNMENT
DESIGN OF SEQUENTIAL CIRCUITS
Sequential circuit analysis: kale
CS Chapter 3 (3A and ) – Part 3 of 5
Chapter 3 Special Section
Analysis with JK flip-flops
ECE 352 Digital System Fundamentals
Sequential circuit analysis
Sequential Circuit Analysis
EGR 2131 Unit 12 Synchronous Sequential Circuits
Karnaugh Map Method By: Asst Lec. Besma Nazar Nadhem
Instructor: Alexander Stoytchev
ECE 352 Digital System Fundamentals
Announcements Assignment 7 due now or tommorrow Assignment 8 posted
Digital Electronics and Logic Design
Presentation transcript:

Ladder Diagram Design: Huffman Method 5/7/2019 Ladder Diagram Design: Huffman Method Classic method for designing sequential systems. This method is more complicated but can produce a design with a minimum number of relays. Normally used when a minimum circuit is desired even at the expense of more design time and effort. Introduction

Huffman Method 1. Constructing the Primitive Flow Table. 2. Row merging the Flow Table. 3. State assignment. 4. Derivation of excitation and output functions. 5. Adding the START signal. 6. Drawing the ladder diagram. Procedure

Stable and Unstable States Stable state: states in which outputs are consistent with the inputs. Unstable States: occur during transition when outputs are not consistent with inputs, that is during the period when the inputs are applied to the time the outputs arrive at their final states. Preliminaries Example:

Step 1 Constructing the Primitive Flow Table Create a column for each possible input combination. The number of columns should be 2n, where n is the number of inputs. Create a column at the right for each required output signal. Example START, A+, A-, A+, A-

Step 1 Constructing the Primitive Flow Table Number each stable state in the complete sequence. Each time the inputs change, assign a new state number. Create a row in the Table for each state. Example START, A+, A-, A+, A-

Step 1 Constructing the Primitive Flow Table Enter each stable state into its row under the column corresponding to its input combination and circle this. For each stable state, enter the required state of the output in the output column. Example START, A+, A-, A+, A-

Step 1 Constructing the Primitive Flow Table Enter the unstable states into each row using uncircled numbers. From one stable state, it is possible to go to more than one other stable state, depending on how the inputs changes. Therefore, each stable state must be examined and an unstable state filled out for every other stable state that it goes to from there. Example START, A+, A-, A+, A-

Step 1 Constructing the Primitive Flow Table For the remaining cells in the Table which are never reached, enter "don't cares". Example START, A+, A-, A+, A-

Step 2 Row Merging Row merging is done to reduce the number of rows in the Flow Table, thereby reducing the component count. Rules for merging 1. Two or more rows can be merged provided there are no differing numbers in the same column. 2. If there is an unstable state and a stable state in the same column, the merged row gets a stable state. 3. If there is a number and a "don't care" in the same column, the merged row gets the number. If there are only "don't cares", the merged row gets the "don't care". Priority: Stable state > Unstable states > Don’t’ cares 5. In merging rows, the output columns are ignored.

Step 2 Row Merging Primitive Flow Table Merged Flow table

Step 3 State Assignments A sufficient number of relays, each acting as a flip-flop, is then selected and each row is assigned a unique state as represented by the states of the flip-flops. For example, with two relays, you can represent up to 22 = 4 states, and with 3 relays, you can represent 8 states, and so on... One important rule in assigning states is to ensure that only one state variable (i.e. flip-flop) changes when moving from one stable state to the next. The reason for this is to avoid races. a 1 2 States 10 00 01 11 1, 2  ‚ 3 - 3, 4 5 „ ƒ 5, 6 … † 7 7, 8 ˆ ‡ Y1 Y2 1 Merged Flow Table

Step 3 State Assignments Races occur whenever more than one flip-flops, or relays, are required to change at the same time. If this happens, the states through which the system moves is dependent upon the speed of each flip-flop. For example, two flip flops, (Y1,Y2) is required to move simultaneously from (0,0) to (1,1). One of the two flip-flops will be slightly faster than the other. That being so, whether they go from 00 to 10 to 11 or from 00 to 01 to 11 will depend upon whether Y1 is faster or slower respectively than Y2. Merged Flow Table

Step 3 State Assignments Note from the Merged Flow Table that from row(1,2) the system will only go to row(3,4) through unstable state 3, from row(3,4) only to row(5,6) through unstable state 5, from row(5,6) only to row(7,8) through unstable state 7, and from row(7,8) only to row(1,2) through unstable state 1. With the states assigned in the Merged Flow Table, it can be easily seen that each movement from one row to another involves only changes to one of the flip-flops. Merged Flow Table

Step 4 Derivation of Excitation Functions For each flip-flop used, we need to derive the SET and RESET inputs. Done through Karnaugh or K-Maps for each input, with rows and columns matching the Merged Flow Table. Merged Flow Table

Review of the Flip-Flop Truth Table Yk Yk+1 S R * 1 Input requirements S R Yk+1 Yk 1 -

Step 4 Rules for filling out K-Maps In a cell representing a stable state, all the flip-flops must maintain their present states. Yk Yk+1 S R * 1 Consider flip-flop Y1 a 1 2 10 00 01 11 Y1 Y2  ‚ 3 - 5 „ ƒ … † 7 ˆ ‡ Transition Map S1 R1

Step 4 Rules for filling out K-Maps In a cell representing a stable state, all the flip-flops must maintain their present states. Yk Yk+1 S R * 1 Consider flip-flop Y1 a 1 2 10 00 01 11 Y1 Y2  ‚ 3 - 5 „ ƒ … † 7 ˆ ‡ Transition Map S1 R1

Step 4 Rules for filling out K-Maps In a cell representing an unstable state, the states of the flip-flops must change to that for the succeeding stable state . Yk Yk+1 S R * 1 Consider flip-flop Y1 a 1 2 10 00 01 11 Y1 Y2  ‚ 3 - 5 „ ƒ … † 7 ˆ ‡ Transition Map S1 R1

Step 4 Rules for filling out K-Maps In a cell representing an unstable state, the states of the flip-flops must change to that for the succeeding stable state . Yk Yk+1 S R * 1 Consider flip-flop Y1 a 1 2 10 00 01 11 Y1 Y2  ‚ 3 - 5 „ ƒ … † 7 ˆ ‡ Transition Map S1 R1

Step 4 Rules for filling out K-Maps Cells having "don't care" entries get "don't cares" . Consider flip-flop Y1 a 1 2 10 00 01 11 Y1 Y2  ‚ 3 - 5 „ ƒ … † 7 ˆ ‡ Transition Map S1 R1

Step 4 Rules for filling out K-Maps In the same way, we get S2 and R2. Consider flip-flop Y1 a 1 2 10 00 01 11 Y1 Y2  ‚ 3 - 5 „ ƒ … † 7 ˆ ‡ Transition Map R2 S2

Step 4 Rules for filling out K-Maps The Boolean expressions are then written from the K-maps. R1 S1 R2 S2

Step 5 Derivation of Output Function The K-maps for the outputs are filled in referring to both the Merged Flow Table and the Primitive Flow Table. The Merged Flow Table is used to determine which cell belongs to which state. The Primitive Flow Table is used to check for the state of the output corresponding to each of the cells.

Step 5 Derivation of Output Function Primitive Flow Table Merged Flow table Output A+ 1 A cell representing a stable state gets the output value shown for that state in the primitive flow table.

Step 5 Derivation of Output Function Primitive Flow Table Merged Flow table Output A+ 1 In moving from stable state k to stable state k+1, if the output remains the same, we enter this value in the cell for unstable state k+1.

Step 5 Derivation of Output Function Primitive Flow Table Merged Flow table - 1 In moving from stable state k to stable state k+1, if the output changes, we enter a “don’t care” in the cell for unstable state k+1. Output A+

Step 5 Derivation of Output Function Primitive Flow Table Merged Flow table - 1 - Cells having "don't care" entries in the merged flow table get "don't care" entries in the output map. Output A+

Step 5 Derivation of Output Function The Boolean expression for A+ is then derived from the K- map. 1 - Output A+ a1a2 y1y2

Step 5 Adding the START signal The sequence, at it is, will repeat indifinitely. Need to stop it either in cell 1 or 1 . a 1 2 10 00 01 11 Y1 Y2  ‚ 3 - 5 „ ƒ … † 7 ˆ ‡ Use ANDing with START in transition from 1 to 1 or from 1 to 2 . Transition from 1 to 1 is caused by SETing Y1. Thus... R1 S1 START

Step 5 Adding the START signal With the addition of START to the S1 signal, we need to modify the output signal A+ . a 1 2 10 00 01 11 Y1 Y2  ‚ 3 - 5 „ ƒ … † 7 ˆ ‡ The system will come to its rest position in cell 1 indicated. In this position A+ MUST be 0. A “don’t care” means it could end up taking a “1” value in which case cyl. will extend. 1 - Output A+ a1a2 y1y2

Final System Equations

Final Ladder Diagram

Summary of System Operations 1 2 10 00 01 11 Y1 Y2  ‚ 3 - 5 „ ƒ … † 7 ˆ ‡ START 1 - Output A+ a1a2 y1y2 Stops here

End of Huffman Method notes