9 December 2011 CPPM- P.Pangaud HV2FEI4 simulations CPPM P.Pangaud.

Slides:



Advertisements
Similar presentations
Simulators in the Affirma Analog Design Environment Sachin Shinde Xiaolai He.
Advertisements

12- Agenda Introduction 1 Verilog-A Modules 2 DAY 1 Synopsys 60-I-032-BSG-005 © 2007 Synopsys, Inc. All Rights Reserved Simulating Variability – Design.
MPPC readout electoronics
PSPICE Tutorial. Introduction SPICE (Simulation Program for Integrated Circuits Emphasis) is a general purpose analog circuit simulator that is used to.
1 The Basic Memory Element - The Flip-Flop Up until know we have looked upon memory elements as black boxes. The basic memory element is called the flip-flop.
TPAC1.2 FDR JC/Feb 27 th. TPAC1.2 FDR Overview The TPAC design will be re-submitted with two mask changes to fix to key bugs in the design: 1.Non-unique.
CIRCUIT ANALYSIS USING PSPICE Writing Netlist
Terra-Pixel APS for CALICE Progress meeting 10 th Nov 2005 Jamie Crooks, Microelectronics/RAL.
DEVELOPMENT OF A READOUT SYSTEM FOR LARGE SCALE TIME OF FLIGHT SYSTEMS WITH PICOSECOND RESOLUTION Considerations and designs for a system of tdc’s with.
Project 2: Cadence Help Fall 2005 EE 141 Ke Lu. Design Phase Estimate delay using stage effort. Example: 8 bit ripple adder driving a final load of 16.
TPAC1.1 Testing JC/Jan 16 th. Comparator Investigations Two (related) symptoms were observed – Non-gaussian threshold scans, with steep sides and flat.
5ns Peaking Time Transimpedance Front End Amplifier for the Silicon Pixel Detector in the NA62 Gigatracker E. Martin a,b J. Kaplon b, A. Ceccucci b, P.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
AP-EMC in Singapore MAY 19-22, 2008 – - IC-EMC a Demonstration Freeware for Predicting Electromagnetic.
Pierpaolo Valerio.  CLICpix is a hybrid pixel detector to be used as the CLIC vertex detector  Main features: ◦ small pixel pitch (25 μm), ◦ Simultaneous.
A Readout ASIC for CZT Detectors
Building blocks 0.18 µm XFAB SOI Calice Meeting - Argonne 2014 CALIIMAX-HEP 18/03/2014 Jean-Baptiste Cizel - Calice meeting Argonne 1.
Update on CLICpix design
NA62 Gigatracker Working Group Meeting 23 March 2010 Massimiliano Fiorini CERN.
Ivan Peric, CLIC Workshop HVCMOS for CLICPix V2.
Malte Backhaus – University of Bonn – ??/??/201?1 Approaching FLEX-test PrimList - Upcoming questions Malte Backhaus.
Introduction to PSpice
EUROPE Nov 27 –Dec 10 November 27 - Dec 10.
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
7/6/99 MITE1 Fully Parallel Learning Neural Network Chip for Real-time Control Students: (Dr. Jin Liu), Borte Terlemez Advisor: Dr. Martin Brooke.
RD53 Analog IP blocks WG : developments and plans at CPPM M. Barbero, L. Gallin Martel (LPSC), Dzahini (LPSC), D. Fougeron, R. Gaglione (LAPP), F. Gensolen,
DEFENSE EXAMINATION GEORGIA TECH ECE P. 1 Fully Parallel Learning Neural Network Chip for Real-time Control Jin Liu Advisor: Dr. Martin Brooke Dissertation.
Review: Sequential Definitions
(Re)design of the C3PD analog pixel 1. The starting point for the design was the CCPDv3 front-end (this presentation tries to follow the way the design.
AIDA update Steve Thomas ASIC Design Group 9 December 2008.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
CMOS 2-Stage OP AMP 설계 DARK HORSE 이 용 원 홍 길 선
TIMEPIX2 FE STUDIES X. Llopart. Summary of work done During summer I have been looking at a possible front end for Timepix2 The baseline schematic is.
17 nov FEC4_P2 status P.Pangaud ; S.Godiot ; R.Fei ; JP.Luo Remember : P2 from P1 Optimization of Rad-Hard block and SEU tolerance blocs Optimization.
Technical status of the Gossipo-3 : starting point for the design of the Timepix-2 March 10, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.
NOISE MEASUREMENTS ON CLICPIX AND FUTURE DEVELOPMENTS Pierpaolo Valerio.
FE-I4 chip development status ATLAS Upgrade, R.Kluit.
Rectifier-Capacitor Threshold Tracer for mu2e Straw Chamber Wu, Jinyuan Fermilab Jan
GOSSIPO-3: Measurements on the Prototype of a Read- Out Pixel Chip for Micro- Pattern Gas Detectors André Kruth 1, Christoph Brezina 1, Sinan Celik 2,
R. Kluit Nikhef Amsterdam R. Kluit Nikhef Amsterdam Gossipo3 3 rd Prototype of a front-end chip for 3D MPGD 1/27/20091GOSSIPO3 prototype.
FSSR2 block diagram The FSSR2 chip architecture is virtually identical to that of FPIX2. Each strip is treated as one pixel cell (Pseudo-Pixel architecture)[*]
M. Manghisoni, L. Ratti Università degli Studi di Pavia INFN Pavia
Ivan Peric, Christian Kreidl, Peter Fischer University of Heidelberg
ASIC Design Methodology
Pixel front-end development
Charge sensitive amplifier
Functional diagram of the ASD
R&D activity dedicated to the VFE of the Si-W Ecal
Overview of the project
L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia
ADPCM Adaptive Differential Pulse Code Modulation
HV-MAPS Designs and Results I
VLSI Testing Lecture 6: Fault Simulation
SEQUENTIAL LOGIC -II.
Hellenic Open University
Ivan Peric for ATLAS and CLIC HVCMOS R&D and Mu3e Collaborations
GTK TDC design and characterization notes Gianluca Aglieri Rinella
Status of vers. 5 of the ASD Preamp for MDT Readout (ASDV5) MPI-Milano-Meeting, mar., 14th, 2017 Robert Richter, MPI Munich.
Sample & Hold Circuits CSE598A/EE597G Spring 2006
Adding Programmable Delay
Functional diagram of the ASD
EE 201C Homework 5 [Due on March 12, 2012]
Readout Electronics for Pixel Sensors
Improved study of the cells
Spice Seminar Simulation Program with Integrated Circuit Emphasis.
Readout Electronics for Pixel Sensors
Preliminary design of the behavior level model of the chip
Verify chip performance
Readout Electronics for Pixel Sensors
Presentation transcript:

9 December 2011 CPPM- P.Pangaud HV2FEI4 simulations CPPM P.Pangaud

9 December 2011 CPPM- P.Pangaud The HV2FEI4 simulation -1 8 Nov 2011 : Simulation of FEI4_B analog part with CCPD’s output signals from Ivan’s presentation Add a 2.5fF coupling capacitor ( estimation) Input Signal Variations from Ivan’s presentation. Results The equivalent injection charge from the CCPD chip is 5ke- The FEI4_B output has the same variation than the CCPD ToT. Next steps Simulation with different CCPD bias coding, and different coupling capacitor values Evaluation of the ToT accuracy (worst case models and Monte-Carlo) Simulation with the real CCPD spice model including parasitic elements. Simulation of the feedback injection effect to the CCPD chip

CCPD chip : specifications 9 December 2011 P.Pangaud - CPPM CCPD chip : specifications 8 nov 2011

HV2FEI4 outputs 8 nov 2011 4 8 nov 2011 P.Pangaud - CPPM

HV2FEI4 outputs : falling edge 8 nov 2011 5 8 nov 2011 P.Pangaud - CPPM

HV2FEI4 outputs : noise state 8 nov 2011 6 8 nov 2011 P.Pangaud - CPPM

HV2FEI4 outputs : rising edge 8 nov 2011 7 8 nov 2011 P.Pangaud - CPPM

New CCPD pixel output signal 9 December 2011 CPPM- P.Pangaud New CCPD pixel output signal 8 nov 2011 The output of the CCPD pixel is narrow now (from 3µs to 1µs). The FEI4 preampli output stay operational The estimated coupling capacitor between the both chip is 1fF now . FDAC could improve the results (TOT)

9 December 2011 CPPM- P.Pangaud The HV2FEI4 simulation -2 9 Dec 2011 : Simulation of FEI4_B analog part with CCPD’s output signals Add a 1fF glue-coupled capacitor + 50fF coupling capacitor Input Signal Variations from CCPD spice file Results The equivalent injection charge from the CCPD output is 2,5ke- now (x2) The FEI4_B output has the same variation than the CCPD ToT. Next steps Evaluation of the ToT accuracy (worst case models and Monte-Carlo). Need to fix Monte-Carlo mixed mode definition Simulation with the real CCPD spice model including parasitic elements. The spice file should be lower-case type including the parasitic models file (PixelAll_125.pex.netlist.PIXELALL_125.pxi) Simulation of the feedback injection effect to the CCPD chip

9 December 2011 CPPM- P.Pangaud Simulation tools 9 dec 2011 Cadence ADE XL version with Multi-Technology Mode Need to create an instance for each technology Config view with spice source link to the CCPD cell FEI4_B Schematic CCPD spice netlist

9 December 2011 CPPM- P.Pangaud Simulation tools 9 dec 2011 Cadence ADE XL version with Multi-Technology Mode Activation of the Multi-Technology Mode Selection of the Multi-Technology Simulation blocks

Simulation results 9 dec 2011 9 December 2011 CPPM- P.Pangaud Simulation results 9 dec 2011 3 pixelCCPD Output “source = 20ns ; 30ns ; 40ns ; 50ns” 2,5ke- 3,75ke- 5ke- Equivalent injection charge through 50fF capacitor Preampli outputs amp2 outputs + Threshold signal Hit ouputs

Simulation results 9 dec 2011 9 December 2011 CPPM- P.Pangaud 2,5ke- = 1,25ke- CCPD equivalent input injection 5ke- = 10ke- CCPD equivalent input injection 3,75ke- = 7,5ke- CCPD equivalent input injection