A new Trigger/GPS Unit for the EEE Project

Slides:



Advertisements
Similar presentations
XFEL 2D Pixel Clock and Control System. 2 OUTLINE June meeting at DESY June meeting at DESY C&C Hardware structure C&C Hardware structure C&C Firmware.
Advertisements

Kuno-Group B4 Yuuki Matsumoto A report for Graduation research Development of Trigger Board for MPPC (for MuSIC experiment) A report for Graduation research.
24 September 2002Paul Dauncey1 Trigger issues for the CALICE beam test Paul Dauncey Imperial College London, UK.
IJAZ AHMEDNational Centre for Physics1. IJAZ AHMEDNational Centre for Physics2 OUTLINES oLHC parametres oRPCs oOverview of muon trigger system oIdea of.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Y. Karadzhov MICE Video Conference Thu April 9 Slide 1 Absolute Time Calibration Method General description of the TOF DAQ setup For the TOF Data Acquisition.
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting Apr, 16, 2008.
FDR of the End-cap Muon Trigger Electronics 1/Mar./04 1 Slice Test (SLT) of TGC electronics Introduction Simulation Trigger part SLT Wire Wire and Signal.
DAQ Map of Electronic Components L. Adeyemi, A. Camsonne, E. Fanchini, JS. Real, R. Suleiman, E. Voutier May 24, 2012.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
20/10/2008A. Alici - ALICE TOF Festival1 Electronics and data acquisition of the ALICE TOF detector A.Alici University and INFN, Bologna.
SBS meeting VETROC application for Cerenkov triggering Alexandre Camsonne March 18 th 2015.
SBS meeting VETROC application for Cerenkov triggering Alexandre Camsonne March 18 th 2015.
Update on the new reconstruction software F. Noferini E. Fermi center INFN CNAF EEE Analysis Meeting - 14/09/20151.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
1 “Fast FPGA-based trigger and data acquisition system for the CERN experiment NA62: architecture and algorithms” Authors G. Collazuol(a), S. Galeotti(b),
Some features of V1495 Shiuan-Hal,Shiu Everything in this document is not final decision!
TELL-1 and TDC board: present status and future plans B. Angelucci, A. Burato, S. Venditti.
1.2.7 Trigger A.Nappi TB Nov 11, Digitizers ( )  Functions 25 MHZ 10 bit p.h. + 6bit time digitizers Digital processing  Flavor A: p.h.
TELL1 high rate Birmingham Karim Massri University of Birmingham CEDAR WG Meeting – CERN – 26/03/2012.
18/03/2010 DPG Bonn – March Session: HK 48 A demonstrator for the CBM Time of Flight wall electronic readout chain Pierre-Alain Loizeau PI – Uni.
01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
DAQ Map of Electronic Components R. Suleiman February 12,
SoLiD/PVDIS DAQ Alexandre Camsonne. DAQ limitations Electronics Data transfer.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
SoLID DAQ A.Camsonne SoLID collaboration meeting November 8 th 2013.
CBM-TOF-FEE Jochen Frühauf, GSI Picosecond-TDC-Meeting.
J.Maalmi, D.Breton – SuperB Workshop – Frascati – September 2010 Electronics for the two-bar test. D.Breton & J.Maalmi (LAL Orsay)
TOP Electronics Status & Beam Test Experience Kurtis Nishimura January 16, 2012 University of Hawaii Belle II TRG/DAQ Workshop Belle II TRG/DAQ - January.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
"North American" Electronics
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Results with the RPC system of OPERA and perspectives
DAQ read out system Status Report
ETD meeting Architecture and costing On behalf of PID group
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
The Totem trigger architecture The LONEG firmware archtecture
Jean-Sebastien Graulich, Geneva
Coherent sets of equipment Magnus Hansen
Iwaki System Readout Board User’s Guide
Analysis and paper on chamber and telescope performance
TTC signals: Global Trigger and Global Muon Trigger
Status of the Beam Phase and Intensity Monitor for LHCb
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
PADME L0 Trigger Processor
ATLAS Local Trigger Processor
TDCB status Jacopo Pinzino, Stefano Venditti
The University of Chicago
L0 processor for NA62 Marian Krivda 1) , Cristina Lazzeroni 1) , Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava,
Data Acquisition System for Gamma-Gamma Physics at KLOE
CMS EMU TRIGGER ELECTRONICS
MCPPMT test bench at LAL D. Breton, L. Burmistov, J. Maalmi, V
QUARTIC TDC Development at Univ. of Alberta
AIDA (mini) Trigger/Timing Logic Unit (mini TLU)
EMC Electronics and Trigger Review and Trigger Plan
The IFR Online Detector Control at the BaBar experiment at SLAC
Example of DAQ Trigger issues for the SoLID experiment
Master I/O Connectors PL12 PL14 PL21 PL20 PL17.
CLAS12 Timing Calibration
Mott DAQ Timing R. Suleiman February 12, 2014.
A new Trigger/GPS Unit for the EEE Project
The IFR Online Detector Control at the BaBar experiment at SLAC
The Online Detector Control at the BaBar experiment at SLAC
Trigger issues for the CALICE beam test
The New Trigger/GPS Module for the EEE Project
Alexandre Camsonne January 13th 2015
August 19th 2013 Alexandre Camsonne
Digitally subtracted pulse between
TOF read-out for high resolution timing
The Trigger Control System of the CMS Level-1 Trigger
Presentation transcript:

A new Trigger/GPS Unit for the EEE Project A. Corvaglia M. Panareo M.P. Panetta (M. Rizzi)

A new Trigger/GPS Unit for the EEE Project Abstract Introduction – the EEE Project The EEE Data Acquisition A brief description of the old System EEE Trigger/Gps System Trigger System GPS Interface Event Time Stamp Time Stamp jitter Conclusions

A new Trigger/GPS Unit for the EEE Project Abstract Introduction – the EEE Project The EEE Data Acquisition A brief introduction of the old System EEE Trigger/Gps System MRPC Trigger System GPS Interface Event Time Stamp Time Stamp jitter Conclusions OR 24 strips Right Left OR 24 strips TL ML TRIPLE BL BR MR TR

A new Trigger/GPS Unit for the EEE Project Abstract Introduction – the EEE Project The EEE Data Acquisition A brief introduction of the old system EEE Trigger/Gps System MRPC Trigger System GPS Interface Event Time Stamp Time Stamp jitter Conclusions

A new Trigger/GPS Unit for the EEE Project Abstract Introduction – the EEE Project The EEE Data Acquisition A brief introduction of the old System EEE Trigger/Gps System Trigger System GPS Interface Event Time Stamp Time Stamp jitter Conclusions

A new Trigger/GPS Unit for the EEE Project Abstract Introduction – the EEE Project The EEE Data Acquisition A brief introduction of the system ?? EEE Trigger/Gps System Trigger System GPS Interface Event Time Stamp Time Stamp jitter Conclusions

A new Trigger/GPS Unit for the EEE Project Abstract Introduction – the EEE Project The EEE Data Acquisition A brief introduction of the old System EEE Trigger/Gps System Trigger System GPS Interface Event Time Stamp Time Stamp jitter Δt measurements beetwen 2 different boards (same VME Crate, same length cable) with the aim of evaluate the PPS resolution σPPS ( 30 ns). The global Time Stamping resolution should be the sum of the TDC resolutions σTDC and of PPS resolution σPPS Conclusions Trigger/Gps Board 2 Trigger/Gps Board 1 ˜ Δt = tPPS1 – tPPS2 PPS resolution σPPS entries

A new Trigger/GPS Unit for the EEE Project Time Stamp jitter 5 Trigger/GPS Boards in the Electronic Lab. at Lecce The bracket was mounted, we should mount the other GPS antenna 4 Boards already tested Minor fixing need 15 Boards in Lab. next week Trigger/Gps Board 1 Trigger/Gps Board 2 Δt = tPPS1 – tPPS2 σPPS entries

EEE Trigger/GPS Test Logic Analyzer Oscilloscope Pattern Generator Waveform Generator

2 Clear signals TDCs By means of a Waveform Generator we simulate the TTL Signals from the Bridge VME 40 μs lenght Two ECL Signals of 25 ns length to the CLEAR TDCs

2 Clock Signals 2 Disciplinated Clock to the TDCs 40 MHz (25 ns period)

TDC Trigger signals By means of the Pattern Generator we simulated 6 Trigger LVDS signals from the MRP Chambers and send it to the Trigger Board which generate 1 Triple coincidence and 3 Double coincidences 6 LVDS signals from MRPCs

TDC Trigger signals LVDS signals from the Pattern Generator Logic Analyzer read ECL from the EEE-Trigger/GPS Board and

2 PPS for the DAQ GPS Trigger Each PPS from the GPS receiver on board, the Unit generate 2 signals ECL to the TDCs (and 2 signals NIM for retro-compatibility) of 1 μs length after an interval of 0.5 μs

CRST signals CRST signal to the TDC performances the TDC Bunch RESET each PPS, 1,5 μs after the PPS signals