DDR SDRAM The Memory of Choice for Mobile Computing Bill Gervasi Technology Analyst, Transmeta Corporation Chairman, JEDEC Memory Parametrics

Slides:



Advertisements
Similar presentations
TWO STEP EQUATIONS 1. SOLVE FOR X 2. DO THE ADDITION STEP FIRST
Advertisements

You have been given a mission and a code. Use the code to complete the mission and you will save the world from obliteration…
Personal Computers and Applications
Advanced Piloting Cruise Plot.
Chapter 1 The Study of Body Function Image PowerPoint
1 Copyright © 2010, Elsevier Inc. All rights Reserved Fig 2.1 Chapter 2.
By D. Fisher Geometric Transformations. Reflection, Rotation, or Translation 1.
Business Transaction Management Software for Application Coordination 1 Business Processes and Coordination.
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Title Subtitle.
0 - 0.
DIVIDING INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.
SUBTRACTING INTEGERS 1. CHANGE THE SUBTRACTION SIGN TO ADDITION
MULT. INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.
Addition Facts
1 Learning Touchmath *Graphics taken from
How Much Do I Remember? Are you ready to play.....
Year 6 mental test 5 second questions
ZMQS ZMQS
San Jose January 23-24, 2001 Taipei February 14-15, 2001 An Analysis of Virtual Channel Memory and Enhanced Memories Technologies Bill Gervasi Technology.
BT Wholesale October Creating your own telephone network WHOLESALE CALLS LINE ASSOCIATED.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 35 – Buses.
Introduced 1982 Used mostly in embedded applications - controllers, point-of- sale systems, terminals, and the like Used in several MS-DOS non-PC- Compatible.
Low Power Systems Using Transmeta Crusoe Processors Bill Gervasi Technology Analyst, Transmeta Chairman, JEDEC Memory Parametrics
ABC Technology Project
Introduction to DDR SDRAM
AMES-Cloud: A Framework of Adaptive Mobile Video Streaming and Efficient Social Video Sharing in the Clouds 作者:Xiaofei Wang, MinChen, Ted Taekyoung Kwon,
Computer Maintenance Unit Subtitle: CPUs Copyright © Texas Education Agency, All rights reserved.1.
VOORBLAD.
International Test Instruments Corporation
Factor P 16 8(8-5ab) 4(d² + 4) 3rs(2r – s) 15cd(1 + 2cd) 8(4a² + 3b²)
© 2012 National Heart Foundation of Australia. Slide 2.
Chapter 5 Test Review Sections 5-1 through 5-4.
GG Consulting, LLC I-SUITE. Source: TEA SHARS Frequently asked questions 2.
Addition 1’s to 20.
25 seconds left…...
Test B, 100 Subtraction Facts
REGISTRATION OF STUDENTS Master Settings STUDENT INFORMATION PRABANDHAK DEFINE FEE STRUCTURE FEE COLLECTION Attendance Management REPORTS Architecture.
Week 1.
We will resume in: 25 Minutes.
1 Unit 1 Kinematics Chapter 1 Day
PSSA Preparation.
Press any key to continue by Marc Ruocco 1 High-Speed Interfaces: FPDP and RACEway RACE, RACEway and RACE++ are trademarks of Mercury Computer Systems,
MEMORY TECHNOLOGY FOR SMALL FORM FACTOR SYSTEMS
Memory Modules Overview Spring, 2004 Bill Gervasi Senior Technologist, Netlist Chairman, JEDEC Small Modules & DRAM Packaging Committees.
Double Data Rate SDRAM – The Next Generation An overview of the industry roadmap for main system memory technology, and details on DDR which represents.
Memory Design Considerations That Affect Price and Performance Bill Gervasi Technology Analyst, Transmeta Chairman, JEDEC Memory Parametrics
Accelerating DRAM Performance
Future Vision of Memory Modules for DRAM Bill Gervasi Vice President, DRAM Technology SimpleTech
Memory Chapter 3. Slide 2 of 14Chapter 1 Objectives  Explain the types of memory  Explain the types of RAM  Explain the working of the RAM  List the.
MIGRATING FROM SDRAM TO DDR Bill Gervasi Vice Chairman, JEDEC Memory Timing Technology Analyst
DDR Evolution and Memory Market Trends Bill Gervasi Technology Analyst
* Definition of -RAM (random access memory) :- -RAM is the place in a computer where the operating system, application programs & data in current use.
DDR MEMORY  NEW TCEHNOLOGY  BANDWIDTH  SREVERS, WORKSTATION  NEXT GENERATION OF SDRAM.
SDRAM Synchronous dynamic random access memory (SDRAM) is dynamic random access memory (DRAM) that is synchronized with the system bus. Classic DRAM has.
Confidential and Proprietary Information DDR333 – The New Wave Bill Gervasi Technology Analyst, Transmeta Corporation Chairman, JEDEC Memory Parametrics.
Welcome to the Eurocom Portable Technology Road Show 2005.
History of Microprocessor MPIntroductionData BusAddress Bus
San Jose January 23-24, 2001 Taipei February 14-15, 2001 DDR Penetrates Mobile Computing Bill Gervasi Technology Analyst Chairman, JEDEC Memory Parametrics.
Memory Chapter 6. Objectives After completing this chapter you will be able to Differentiate between different memory technologies Plan for a memory installation.
Dynamic Random Access Memory (DRAM) CS 350 Computer Organization Spring 2004 Aaron Bowman Scott Jones Darrell Hall.
The Evolution of Dynamic Random Access Memory (DRAM) CS 350 Computer Organization and Architecture Spring 2002 Section 1 Nicole Chung Brian C. Hoffman.
Types of RAM (Random Access Memory) Information Technology.
1 Aphirak Jansang Thiranun Dumrongson
Types of RAM (Random Access Memory)
Chapter 4: MEMORY.
DDR SDRAM The Memory of Choice for Mobile Computing
DRAM Hwansoo Han.
Presentation transcript:

DDR SDRAM The Memory of Choice for Mobile Computing Bill Gervasi Technology Analyst, Transmeta Corporation Chairman, JEDEC Memory Parametrics

2 Topics to Cover Market Segments & Fragments Market Segments & Fragments Mobile Design Architectures Mobile Design Architectures DDR and SDR Power Analysis DDR and SDR Power Analysis DDR SO-DIMM Details DDR SO-DIMM Details

3 Segments & Fragments Servers Workstations PC Segment 2 PC Segment 1 PC Segment 0 Mobile Graphics 2H991H002H001H01 PC100 DDR PC100 DDR PC100 Rambus DDR PC100 PC66 PC100 DDR PC133 SS167 DDR (x16 and x32) DDR 2H01 DDR PC133

4 RAM Evolution 320MB/s 400MB/s 1000MB/s 2100MB/s Mainstream Memories FP EDO SDR DDR Simple, incremental steps DDR II 3200MB/s

5 Mobile Designs Two Sockets, T-stub Two Sockets, T-stub 133MHz clock (for now) 133MHz clock (for now) 2.1GB/s transfer (for now) 2.1GB/s transfer (for now) Mobile Memory Controller

6 Butterfly SO-DIMMs Perfect for notebook Perfect for notebook Especially thin & light! Especially thin & light! Single access door to both SO-DIMMs Single access door to both SO-DIMMs Internet Appliance: 1 or 2 SO-DIMMs Internet Appliance: 1 or 2 SO-DIMMs CPU NB SO-DIMM SOCKET CPU SO-DIMMSOCKET Motherboard

7 Mobile Market Requirements Long battery life Long battery life Small form factor Small form factor End-user upgrade End-user upgrade Low power, low heat Low power, low heat

8 Power = CV 2 f% Factors: Capacitance (C) Capacitance (C) Voltage (V) Voltage (V) Frequency (f) Frequency (f) Duty cycle (%) Duty cycle (%) Power states Power states Keys to mobile design: Reduce C and V Reduce C and V Match f to demand Match f to demand Minimize duty cycle Minimize duty cycle Utilize power states Utilize power states

9 Power: Capacitance DDR capacitance 20% less than SDR DDR capacitance 20% less than SDR Tight circuit board design Tight circuit board design Low parasitic sockets Low parasitic sockets CapacitanceVoltageFrequency Duty cycle Power states

10 Power: DDR vs SDR CapacitanceVoltageFrequency Duty cycle Power states PC100 (3.3V) 1.2X PC266 (2.5V) 1.0X PC133 (3.3V) 2.0X Lower Voltage means Lower Power

11 Power: DDR vs SDR CapacitanceVoltageFrequency Duty cycle Power states PC100.31X PC X PC133.25X Double the Bandwidth yet Lower Power

12 Power: Frequency Memory speed to match task demand Memory speed to match task demand Adjust memory clock for lowest power Adjust memory clock for lowest power Stream back to back operations on open bank, then close Stream back to back operations on open bank, then close DDR burst efficiency really shines DDR burst efficiency really shines CapacitanceVoltageFrequency Duty cycle Power states

13 Power: Duty Cycle Caches minimize memory demands Caches minimize memory demands DDR cuts burst time in half DDR cuts burst time in half Get back into low power state sooner Get back into low power state sooner CapacitanceVoltageFrequency Duty cycle Power states

14 Long Battery Life Lowest power to perform a task Lowest power to perform a task Desktop performance expected Desktop performance expected Battery extending technologies: Battery extending technologies: SpeedStep TM SpeedStep TM LongRun TM LongRun TM SpeedStep and LongRun are trademarks of Intel Corporation and Transmeta Corporation, respectively

15 Introducing LongRun TM CapacitanceVoltageFrequency Duty cycle Power states The number 11 is a trademark of Spinal Tap LongRunSpeedStep

16 LongRun TM Technology Smart reprogramming of memory frequency based on demand Smart reprogramming of memory frequency based on demand CPU monitors trends in CPU demand CPU monitors trends in CPU demand Automatically adjust CPU voltage, CPU & memory frequency as needed Automatically adjust CPU voltage, CPU & memory frequency as needed Utilize all memory power states Utilize all memory power states Lowest power state possible Lowest power state possible Close banks between bursts Close banks between bursts CapacitanceVoltageFrequency Duty cycle Power states LongRun is a trademark of Transmeta Corporation

17 LongRun TM Advantage CapacitanceVoltageFrequency Duty cycle Power states

18 Mobile Market Requirements Long battery life Long battery life Low power, low heat Low power, low heat Small form factor Small form factor End-user upgrade End-user upgrade

19 End User Upgrade DDR SO-DIMM Status DDR SO-DIMM Status 63.6 x 31.75mm 63.6 x 31.75mm 200 pins on.60mm centers, staggered 200 pins on.60mm centers, staggered x64 and x72 (ECC) supported x64 and x72 (ECC) supported JEDEC specification votes being counted JEDEC specification votes being counted Multiple mobile designs in progress Multiple mobile designs in progress Samples in test now, production 1Q01 Samples in test now, production 1Q01 Also great for small (Flex ATX) desktop Also great for small (Flex ATX) desktop

20Conclusions Memory of choice for the future Memory of choice for the future Enables mobile computing Enables mobile computing Low power yields long battery life Low power yields long battery life Small form factor end-user upgrades Small form factor end-user upgrades Smart power management schemes Smart power management schemes

21Summary DDR is here today DDR is here today Double the bandwidth at lower power Double the bandwidth at lower power Evolutionary design change over SDR Evolutionary design change over SDR Applies to all market segments Applies to all market segments Industry Standards Industry Standards Detailed complete data sheet & models Detailed complete data sheet & models Module designs on the web Module designs on the web Visit Visit

22 Thank You