Outline Registers Counters 5/11/2019.

Slides:



Advertisements
Similar presentations
Lecture 23: Registers and Counters (2)
Advertisements

Registers and Counters
CENG 241 Digital Design 1 Lecture 11
1 Sequential Circuits Dr. Pang. 2 Outline Introduction to sequential circuits Basic latch Gated SR latch and gated D latch D flip-flop, T flip-flop, JK.
Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.
ENGIN112 L27: Counters November 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 27 Counters.
CS370 Counters. Overview °Counter: A register that goes through a prescribed series of states °Counters are important components in computers. °Counters.
Sequential Circuit Introduction to Counter
C HAPTER S IX R EGISTERS AND C OUNTERS 1. A clocked sequential circuit consists of a group of flip-flops and combinational gates connected to form a feedback.
A.Abhari CPS2131 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers:
Registers and Counters
Sequential Circuit  It is a type of logic circuit whose output depends not only on the present value of its input signals but on the past history of its.
Unit 12 Registers and Counters Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
Registers and Counters
1 Sequential Circuits Registers and Counters. 2 Master Slave Flip Flops.
Registers and Counters
Registers and Counters
1 Registers and Counters A register consists of a group of flip-flops and gates that affect their transition. An n-bit register consists of n-bit flip-flops.
Rabie A. Ramadan Lecture 3
2017/4/24 CHAPTER 6 Counters Chapter 5 (Sections )
7-6 단일 레지스터에서 Microoperation Multiplexer-Based Transfer  Register 가 서로 다른 시간에 둘 이상의 source 에서 data 를 받을 경우 If (K1=1) then (R0 ←R1) else if (K2=1) then.
ENG241 Digital Design Week #8 Registers and Counters.
Registers and Counters Chapter 6. Digital Circuits 2 Clocked sequential circuits a group of flip-flops and combinational gates connected to form a feedback.
REGISTER A register is a group of flip-flops. Each flip- flop is capable of storing one bit of informa­ tion. An n-bit register consists of a group of.
Computer Organization & Programming Chapter 5 Synchronous Components.
Sequential logic circuits
Registers and Counters
C HAPTER S IX R EGISTERS AND C OUNTERS 1. A clocked sequential circuit consists of a group of flip-flops and combinational gates connected to form a feedback.
Basic Counters: Part I Section 7-6 (pp ).
DIGITAL COMPONENTS. MULTIPLEXERS A multiplexer is a combinational circuit that receives binary information from one of 2 n input data lines and directs.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
Logic Design (CE1111 ) Lecture 6 (Chapter 6) Registers &Counters Prepared by Dr. Lamiaa Elshenawy 1.
1 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers: parallel and.
Sequential Logic An Overview
Dr. Clincy Professor of CS
FLIP FLOPS Binary unit capable of storing one bit – 0 or 1
LATCHED, FLIP-FLOPS,AND TIMERS
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
Registers and Counters
EKT 221 – Counters.
Prof. Hsien-Hsin Sean Lee
EKT 221 : Digital 2 COUNTERS.
Sequential Logic Counters and Registers
SLIDES FOR CHAPTER 12 REGISTERS AND COUNTERS
FIGURE 5.1 Block diagram of sequential circuit
Sequential Circuit: Counter
Dr. Clincy Professor of CS
Copyright Joanne DeGroat, ECE, OSU
Instructor: Alexander Stoytchev
Digital System Design Review.
Registers and Counters
Registers and Counters Register : A Group of Flip-Flops. N-Bit Register has N flip-flops. Each flip-flop stores 1-Bit Information. So N-Bit Register Stores.
COE 202: Digital Logic Design Sequential Circuits Part 4
Lecture No. 24 Sequential Logic.
29-Nov-18 Counters Chapter 5 (Sections ).
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN
Dr. Clincy Professor of CS
Registers and Register Transfers
FIGURE 10.1 Rectangular‐shape graphic symbols for gates
Computer Architecture and Organization: L02: Logic design Review
Instructor: Alexander Stoytchev
Switching Theory and Logic Design Chapter 5:
Digital Logic Department of CNET Chapter-6
Digital Logic Department of CNET Chapter-6
14 Digital Systems.
Registers and Register Transfers
Instructor: Alexander Stoytchev
Digital Electronics and Logic Design
Presentation transcript:

Outline Registers Counters 5/11/2019

Registers Definition: Array of flip-flops (and possibly added combinational gates) to store binary data Each flip-flop stores one bit Register with n flip-flop stores n bits There are many types of registers, each providing a certain form of storing data In many registers, a clock (or a combination of clock and data) controls the timing of register; i.e. clock says when to update the data stored at register Registers are heavily used in computers 5/11/2019

Registers (continued) A simple register: What data to be stored: D1, D2, D3 and D4 Where to store data: Q1, Q2, Q3 and Q4 When to load data: Clock How to reset (clear) the register: Clear Symbol: 5/11/2019

Registers (continued) Disadvantage: We may not want to update data on each clock, i.e. we want loading at some particular times and not all clock pulses Solution 1: Clock gating Clock is gated with an input called “load” that tells the circuit when we want to load data If Load = 1, C input = Clock (updating happens on each positive edge of Clock) If Load = 0, C input = 1 (no edge of Clock will be observed and therefore no updating) Disadvantage: Clock skew 5/11/2019

Registers (continued) Solution 2: Control loading via flip-flop inputs Load input is applied in forming data lines If Load = 1, input data reach the flip-flip inputs If Load = 0, the present data at the output (Q) will be fed back and reloaded., i.e. new input data is ignored Clock skew is avoided 5/11/2019

Registers (continued) Shift registers: A simple shift register: Circuit Serial Input Serial Output Clock: connected to all flip-flops Symbol: Clock can be gated (similar to other registers) Gating clock creates clock skew 5/11/2019

Registers (continued) Serial transfer between shift registers: Clock is gated Registers with more bits can be formed similarly Timing diagram 5/11/2019

Registers (continued) Table for serial transfer: Serial addition: Using shift registers to perform addition Suitable for cases where bits of numbers to be added are received via a serial line 5/11/2019

Registers (continued) Shift register with parallel load: Feature: shift register is load in parallel Circuit If Load = 1, register is loaded in parallel If Shift = 1, register is shifted 5/11/2019

Registers (continued) Table: Symbol: 5/11/2019

Counters Definition: A register that goes through a prescribed sequence of states upon the application of input There are many types of counters, each providing a certain form of counting Two general types of counters: Ripple counter: the control input of some flip-flops are not derived by the circuit clock Synchronous counter: a synchronous sequential circuit, i.e. each flip-flop receives the clock in its control input 5/11/2019

Counters (continued) Ripple counter: Circuit Control inputs of three flip-flops are derived by the output of other flip-flops J and K inputs of all flip-flops are connected to 1, as a result for each rising edge on the control input, the outputs change Since two changes of output makes a pulse, the period of pulse is divided by two in the next flip-flop 5/11/2019

Counters (continued) Table: 5/11/2019

Counters (continued) Synchronous binary counter: A sequential circuit: design is similar to other sequential circuits Table 5/11/2019