Alan Mishchenko University of California, Berkeley

Slides:



Advertisements
Similar presentations
The Synthesis of Cyclic Circuits with SAT and Interpolation By John Backes and Marc Riedel ECE University of Minnesota.
Advertisements

FRAIGs - A Unifying Representation for Logic Synthesis and Verification - Alan Mishchenko, Satrajit Chatterjee, Roland Jiang, Robert Brayton ERL Technical.
Aaron Bradley University of Colorado, Boulder
Methodologies for Wireless Sensor Networks Design Alvise Bonivento Alessandro Pinto Prof. Sangiovanni-Vincentelli U.C. Berkeley.
Logic Synthesis Primer
Electrical and Computer Engineering Archana Rengaraj ABC Logic Synthesis basics ECE 667 Synthesis and Verification of Digital Systems Spring 2011.
Modernized Computation Engines for Tomorrow's Formal Verification Robert Brayton Niklas Een Alan Mishchenko Berkeley Verification and Synthesis Research.
PDR: Property Directed Reachability AKA ic3: SAT-Based Model Checking Without Unrolling Aaron Bradley University of Colorado, Boulder University of Colorado,
1 Alan Mishchenko Research Update June-September 2008.
Enhancing Model Checking Engines for Multi-Output Problem Solving Alan Mishchenko Robert Brayton Berkeley Verification and Synthesis Research Center Department.
Variable-Time-Frame Gate-Level Abstraction Alan Mishchenko Niklas Een Robert Brayton Alan Mishchenko Niklas Een Robert Brayton UC Berkeley UC Berkeley.
Modernizing Formal Verification Engines Robert Brayton Niklas Een Alan Mishchenko Berkeley Verification and Synthesis Research Center Department of EECS.
Sequential Equivalence Checking for Clock-Gated Circuits Hamid Savoj Robert Brayton Niklas Een Alan Mishchenko Department of EECS University of California,
A Toolbox for Counter-Example Analysis and Optimization
Reducing Structural Bias in Technology Mapping
Introduction to Formal Verification
Chih-Fan Lai1, J.-H. Roland Jiang1, and Kuo-Hua Wang2
The Analysis of Cyclic Circuits with Boolean Satisfiability
Synthesis for Verification
Technology Mapping into General Programmable Cells
Alan Mishchenko UC Berkeley
Mapping into LUT Structures
Alan Mishchenko Department of EECS UC Berkeley
Enhancing PDR/IC3 with Localization Abstraction
New Directions in the Development of ABC
Alan Mishchenko Robert Brayton UC Berkeley
Alan Mishchenko Satrajit Chatterjee Robert Brayton UC Berkeley
Simple Circuit-Based SAT Solver
Applying Logic Synthesis for Speeding Up SAT
Robert Brayton Alan Mishchenko Department of EECS UC Berkeley
Integrating an AIG Package, Simulator, and SAT Solver
A Boolean Paradigm in Multi-Valued Logic Synthesis
Synthesis for Verification
Standard-Cell Mapping Revisited
LUT Structure for Delay: Cluster or Cascade?
Introduction to Formal Verification
SAT-Based Area Recovery in Technology Mapping
Alan Mishchenko University of California, Berkeley
Robert Brayton Alan Mishchenko Department of EECS UC Berkeley
Canonical Computation without Canonical Data Structure
Canonical Computation Without Canonical Data Structure
Scalable and Scalably-Verifiable Sequential Synthesis
Improvements to Combinational Equivalence Checking
SAT-based Methods for Scalable Synthesis and Verification
GLA: Gate-Level Abstraction Revisited
A Progressive Approach for Satisfiability Modulo Theories
ECE 667 Synthesis and Verification of Digital Systems
Integrating Logic Synthesis, Technology Mapping, and Retiming
Resolution Proofs for Combinational Equivalence
Reinventing The Wheel: Developing a New Standard-Cell Synthesis Flow
Integrating an AIG Package, Simulator, and SAT Solver
Discrete Controller Synthesis
Improvements in FPGA Technology Mapping
Canonical Computation without Canonical Data Structure
Technology Mapping I based on tree covering
Alan Mishchenko UC Berkeley
Alan Mishchenko UC Berkeley
Alan Mishchenko Department of EECS UC Berkeley
Canonical Computation without Canonical Data Structure
Reinventing The Wheel: Developing a New Standard-Cell Synthesis Flow
A Practical Approach to Arithmetic Circuit Verification
Innovative Sequential Synthesis and Verification
Word-Level Aspects of ABC
Solving Multi Step Equations
Solving Multi Step Equations
SAT-based Methods: Logic Synthesis and Technology Mapping
SAT-Based Logic Synthesis (yes, Logic Synthesis Is Everywhere!)
SAT-Based Logic Synthesis
Alan Mishchenko Department of EECS UC Berkeley
Integrating AIG Package, Simulator, and SAT Solver
Presentation transcript:

Alan Mishchenko University of California, Berkeley ABC Update Alan Mishchenko University of California, Berkeley

Outline Introduction Synthesis update Verification update Tech-independent synthesis Technology mapping, buffering, sizing Boolean matching Verification update Multi-output property solving New BMC engine Incremental improvements Ongoing projects Summary

Verification Update Multi-output property solving New BMC engine Modifications to single-output engines Resource-aware, concurrent integration New BMC engine Improved timeframe unfolding Improved CNF generation Incremental improvements PDR, synthesis, isomorphism detection

Ongoing Projects Better handling of constraints Semantic abstraction Improvements to liveness verification Improvements to rarity-based simulation Dynamic loading of clauses in MiniSAT