CS 140 Lecture 13 Professor CK Cheng 11/12/02.

Slides:

Advertisements

Similar presentations

CS 140 Lecture 16 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.

Advertisements

Multiplexer as a Universal Function Generator Lecture L6.7 Section 6.2.

Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.

CS 140L Lecture 5 Professor CK Cheng CSE Dept. UC San Diego.

1 CS 140 Lecture 12 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego.

CS 140 Lecture 17 Professor CK Cheng 11/26/02. System Designs 1.Intro 2.Spec 3.Implementation.

CS 140 Lecture 7 Professor CK Cheng 4/23/02. Part II. Sequential Network (Ch ) 1.Flip-flops SR, D, T, JK, 2.SpecificationState Table 3.Implementation.

CS 140 Lecture 11 Professor CK Cheng 5/09/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,

Cpe 252: Computer Organization1 Lo’ai Tawalbeh Lecture #2 Standard combinational modules: decoders, encoders and Multiplexers 1/3/2005.

CS 300 – Lecture 3 Intro to Computer Architecture / Assembly Language Digital Design II.

CS 140L Lecture 7 Professor CK Cheng 5/13/02. Announcements  State Assignment: Chapters 7.4.3, 7.7.3, kinds of coding: 1) Binary – [ log 2 n ]

CS 140 Lecture 16 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.

Shifter Lecture L7.4 Group HW #4 Section 10.3.

CS 140 Lecture 13 Combinational Standard Modules Professor CK Cheng CSE Dept. UC San Diego 1.

CS 140 Lecture 4 Professor CK Cheng Tuesday 5/08/02.

CS 140 Lecture 18 Professor CK Cheng 6/04/02. Part IV. System Designs Algorithm: { Input X, Y type bit-vector, start type boolean; Local-Object A, B type.

CS 140 Lecture 12 Professor CK Cheng 11/07/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,

CS 140 Lecture 14 Professor CK Cheng 11/14/02. Part II. Standard Modules A.Interconnect B.Operators. Adders Multiplier Adders1. Representation of numbers.

1 Designing with MSI Documentation Standards  Block diagrams first step in hierarchical design  Schematic diagrams  Timing diagrams  Circuit descriptions.

Lecture 1: Introduction to Digital Logic Design CK Cheng Thursday 9/26/02.

Multiplexer as a Universal Function Generator

CS 140 Lecture 18 Professor CK Cheng 12/3/02. Standard Sequential Modules 1.Register 2.Shift Register 3.Counter.

CS 140L Lecture 9 Professor CK Cheng 6/03/02. transistors modules sequential machine system 1.Adders, Muxes 2.F-Fs and counters 3.Finite State Machine.

Lecture 1: Introduction to Digital Logic Design CK Cheng Tuesday 4/1/02.

CS 140 Lecture 10 Professor CK Cheng 10/29/02. Part II. Sequential NetworkReminder 1.Flip flops 2.Specification 3.Implement Netlist  State Table  State.

ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)

Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.

CS 140 Lecture 19 Professor CK Cheng 12/05/02. Sequential Machine Standard Modules Combinational Sequential System Designs.

4-bit adder, multiplexer, timing diagrams, propagation delays

CS 140L Lecture 4 Professor CK Cheng 10/22/02. 1)F-F 2)Shift register 3)Counter (Asynchronous) 4)Counter (Synchronous)

Example of a Combinatorial Circuit: A Multiplexer (MUX)

1 CSE 140 Lecture 12 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego.

Kuliah Rangkaian Digital Kuliah 6: Blok Pembangun Logika Kombinasional Teknik Komputer Universitas Gunadarma.

Morgan Kaufmann Publishers

EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 12: Multiplexers, Decoders, Encoders, Shift.

Multiplexers. Outline  Larger Multiplexers  Standard MSI Multiplexer  Implementing Functions with Multiplexers  Implementing Functions with Smaller.

Multiplexers and Demultiplexers

CSE 140 Lecture 12 Combinational Standard Modules CK Cheng CSE Dept. UC San Diego 1.

CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.

SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 4 -Part 1.

Lecture 10: Computer Design Basics: The ALU and the Shifter Soon Tee Teoh CS 147.

1 CSE 140 Lecture 11 Standard Combinational Modules CK Cheng CSE Dept. UC San Diego.

Multiplexers & Decoders By: Jason Pitts CS 147 Spring 2010.

CSE 140 Lecture 13 Combinational Standard Modules Professor CK Cheng CSE Dept. UC San Diego 1.

Chapter4: Combinational Logic Part 4 Originally By Reham S. Al-Majed Imam Muhammad Bin Saud University.

CSE 140 Lecture 12 Combinational Standard Modules CK Cheng CSE Dept. UC San Diego 1.

Lecture No. 18 Combinational Functional Devices. Recap Decoder Decoder –3-to-8 Decoder –Cascading of Decoders 4-to-16 decoder –Implementing SOP & POS.

Mantıksal Tasarım – BBM231 M. Önder Efe

Digital Electronics Multiplexer

Reference: Chapter 3 Moris Mano 4th Edition

Reference: Chapter 3 Moris Mano 4th Edition

CSE 140 Lecture 12 Combinational Standard Modules

The Multiplexer Multi what?

Digital Electronics Multiplexer

CSE 140 Lecture 12 Combinational Standard Modules

CSE 140 Lecture 11 Standard Combinational Modules

CS M51A/EE M16 Winter’05 Section 1 Logic Design of Digital Systems Lecture 15 March 9 W’05 Yutao He 4532B Boelter Hall

CSE 140 Lecture 17 System Design II

CS 140 Lecture 16 Professor CK Cheng 11/21/02.

CS 140 Lecture 14 Standard Combinational Modules

CSE 140 Lecture 14 System Design

CSE 140 Lecture 16 System Designs II

CSE 140 Lecture 14 Standard Combinational Modules

Professor CK Cheng CSE Dept. UC San Diego

CSE 140 Lecture 4 Combinational Logic: K-Map

CS 140L Lecture 8 Professor CK Cheng 11/19/02.

CSE 140 Lecture 11 Standard Combinational Modules

Example of a Combinatorial Circuit: A Multiplexer (MUX)

Presentation transcript:

CS 140 Lecture 13 Professor CK Cheng 11/12/02

Part II. Standard Modules Decoder, Encoder Multiplexer, DeMultiplexer

MUX (Multiplexer) EN If EN = 1 D2n-1,0 y = Di i = (Sn-1, .. , S0) y (Data input) (Control Input) Sn-1,0

Example EN D0 D1 1 y If D0 = 0 and S1S0 = 00, y = 0 D1 1 y If D0 = 0 and S1S0 = 00, y = 0 If D0 = 1 and S1S0 = 00, y = 1 D2 2 D3 3 S1 S0

Multiplexers as a universal set Example: Given f (a,b,c) = Sm (0,1,7) + Sd(2) 1) Implement with an 8-input Mux. EN Id a b c f 0 0 0 0 1 1 0 0 1 1 2 0 1 0 - 3 0 1 1 0 4 1 0 0 0 5 1 0 1 0 6 1 1 0 0 7 1 1 1 1 1 1 2 3 4 5 6 7 1 y 1 S2 S1 S0 a b c

2) Implement with 4-input Muxes a 1 b 1 c = 0 1 - c = 1 1 D (c) D0 (c) =1 D1 (c) =0 D2 (c) =0 D3 (c) =c 1 1 y 2 c 3 S1 S0 y(a,b,c) y(0,0,c) = D0 y(0,0,1) = D1 y(1,0,c) = D2 y(1,1,c) = D3 a b

2) Implement with 2-input Muxes a 1 00 01 10 11 1 1 - 0 0 0 0 1 D (b,c) D0 (b,c) D1 (b,c) EN b’ EN D0 (b,c) = b’ D1 (b,c) = bc y 1 1 - 0 0 0 0 1 1 b b c a c c D1 (b,c) b b 1 c = 0 c = 1 1 l1(0) = 0 l1(c) = c

Demultiplexers EN yi = x if i = (Sn-1, .. , S0) & EN = 1 = 0 otherwise y2n-1 (Control Input) Sn-1

Shifter xn xn-1 x0 x-1 yi = xi-1 if EN = 1, s = 1, and d = left = xi+1 if EN = 1, s = 1, and d = right = xi if EN = 1, s = 0 = 0 if EN = 0 s s / n EN d l / r yn-1 y0 xi+1 xi xi-1 Can be implemented with a mux s 1 3 2 1 0 EN d yi

Barrel Shifter shift x 0 1 0 1 0 1 O or 1 shift s0 O or 2 shift s1 0 1 0 1 0 1 0 1 O or 1 shift s0 O or 2 shift s1 0 1 0 1 0 1 0 1 0 1 O or 4 shift s2 y 0 1 0 1 0 1 0 1 0 1 0 1