95-1 Under-Graduate Project Paper Reading Presentation

Slides:



Advertisements
Similar presentations
David Hansen and James Michelussi
Advertisements

Counters Discussion D8.3.
VHDL Lecture 1 Megan Peck EECS 443 Spring 08.
Sequential Logic in Verilog
Synchronous Sequential Logic
Multiplication and Division
ECE Synthesis & Verification - Lecture 2 1 ECE 667 Spring 2011 ECE 667 Spring 2011 Synthesis and Verification of Digital Circuits High-Level (Architectural)
Digital Kommunikationselektronik TNE027 Lecture 5 1 Fourier Transforms Discrete Fourier Transform (DFT) Algorithms Fast Fourier Transform (FFT) Algorithms.
Single-Cycle Processor Design CS 3220 Fall 2014 Hadi Esmaeilzadeh Georgia Institute of Technology Some slides adopted from Prof. Milos.
How to get a Circuit in verilog converted to hspice, connected to the micron package models, and simulating in hspice and hsimplus.
ECE 734: Project Presentation Pankhuri May 8, 2013 Pankhuri May 8, point FFT Algorithm for OFDM Applications using 8-point DFT processor (radix-8)
1 Final project Speaker: Team 5 電機三 黃柏森 趙敏安 Mentor : 陳圓覺 Adviser: Prof. An-Yeu Wu Date: 2007/1/22.
FSM examples.
OUTLINE Introduction Basics of the Verilog Language Gate-level modeling Data-flow modeling Behavioral modeling Task and function.
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
Arbitrary Waveform Discussion 12.2 Example 34. Recall Divide-by-8 Counter Use q2, q1, q0 as inputs to a combinational circuit to produce an arbitrary.
Lessons from last lab: 1.Many had the “# skipping” problem 2.Most assumed there was something wrong with their code 3.How does one check their code? 4.SIMULATE!!
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Adaptive Signal Processing -Equalization- Ben Advisor: Prof. An-Yeu Wu 2008/01/22.
Under-Graduate Project Mid-Term Paper Reading Presentation Adviser: Prof. An-Yeu Wu Mentor: 詹承洲 第二組 溫仁揚 溫昌懌.
Fast Memory Addressing Scheme for Radix-4 FFT Implementation Presented by Cheng-Chien Wu, Master Student of CSIE,CCU 1 Author: Xin Xiao, Erdal Oruklu and.
Lecture 9. MIPS Processor Design – Instruction Fetch Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System Education &
Radix-2 2 Based Low Power Reconfigurable FFT Processor Presented by Cheng-Chien Wu, Master Student of CSIE,CCU 1 Author: Gin-Der Wu and Yi-Ming Liu Department.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Undergraduate Projects Speaker: Wes Adviser: Prof. An-Yeu Wu Date: 2015/09/22 Lab.
Paper Reading - A New Approach to Pipeline FFT Processor Presenter:Chia-Hsin Chen, Yen-Chi Lee Mentor:Chenjo Instructor:Andy Wu.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Under-Graduate Project Improving Timing, Area, and Power Speaker: 黃乃珊 Adviser: Prof.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Under-Graduate Project Case Study: Single-path Delay Feedback FFT Speaker: Yu-Min.
LIST OF EXPERIMENTS USING TMS320C5X Study of various addressing modes of DSP using simple programming examples Sampling of input signal and display Implementation.
4-Bit Universal Shift Register Behavioral Vs. Structural Description Behavioral Description – Behavior model of a shift register Describe the operation.
Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-bit Parallel Adder Babu, H. M. H. Chowdhury, A.R, “Design of a reversible binary.
IMPLEMENTATION OF MIPS 64 WITH VERILOG HARDWARE DESIGN LANGUAGE BY PRAMOD MENON CET520 S’03.
Reconfigurable FFT architecture
Speaker: Darcy Tsai Advisor: Prof. An-Yeu Wu Date: 2013/10/31
Copyright ©2010, ©1999, ©1989 by Pearson Education, Inc. All rights reserved. Discrete-Time Signal Processing, Third Edition Alan V. Oppenheim Ronald W.
Under-Graduate Project Adviser: Prof. An-Yeu Wu Mentor: 詹承洲 第二組 溫仁揚 溫昌懌.
ASM Charts. Outline  ASM Charts Components of ASM Charts ASM Charts: An Example  Register Operations  Timing in ASM Charts  ASM Charts => Digital.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU 99-1 Under-Graduate Project Design of Datapath Controllers Speaker: Shao-Wei Feng Adviser:
Implementing JPEG Encoder for FPGA ECE 734 PROJECT Deepak Agarwal.
An FFT for Wireless Protocols Dr. J. Greg Nash Centar ( HAWAI'I INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES Mobile.
FFT VLSI Implementation
EC1358 – DIGITAL SIGNAL PROCESSING
Low Power Design for a 64 point FFT Processor
CORDIC Based 64-Point Radix-2 FFT Processor
1 Paper reading A New Approach to FFT Processor Speaker: 吳紋浩 第六組 洪聖揚 吳紋浩 Adviser: Prof. Andy Wu Mentor: 陳圓覺.
Optimizing Interconnection Complexity for Realizing Fixed Permutation in Data and Signal Processing Algorithms Ren Chen, Viktor K. Prasanna Ming Hsieh.
Final Project Report 64 points FFT
Fixed-pointed FFT model
102-1 Under-Graduate Project Techniques in VLSI design
百億位元乙太網路之基頻數位訊號處理設計 10GBase-T Ethernet Baseband DSP Design-Equalizer
Overview Instruction Codes Computer Registers Computer Instructions
Chap. 8 Datapath Units: Multiplier Design
Centar ( Global Signal Processing Expo
Real-time double buffer For hard real-time
A New Approach to Pipeline FFT Processor
4.1 DFT In practice the Fourier components of data are obtained by digital computation rather than by analog processing. The analog values have to be.
101-1 Under-Graduate Project Techniques in VLSI design
FSM MODELING MOORE FSM MELAY FSM. Introduction to DIGITAL CIRCUITS MODELING & VERIFICATION using VERILOG [Part-2]
12/5/2018.
محاسبات عددی و برنامه نویسی
Singular Value Decomposition
LECTURE 18: FAST FOURIER TRANSFORM
Tri-state buffer A circuit which allows an input to go to output when desired Otherwise it behaves as if “nothing” is connected to the wire An equivalent.
C Model Sim (Fixed-Point) -A New Approach to Pipeline FFT Processor
The Verilog Hardware Description Language
Speaker: Yumin Adviser: Prof. An-Yeu Wu Date: 2013/10/24
95-1 Under-Graduate Project Fixed-point Analysis
FFT VLSI Implementation
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
Speaker: Chris Chen Advisor: Prof. An-Yeu Wu Date: 2014/10/28
LECTURE 18: FAST FOURIER TRANSFORM
Presentation transcript:

95-1 Under-Graduate Project Paper Reading Presentation Speaker: 陳柏偉 許名宏 Advise: Prof. An-Yeu Wu Mentor: 陳彥良 Date: 2006/10/25

Outline Radix-22 Algorithm Radix-22 Structure Procedure Matlab Simulation

Radix-22 Algorithm Define of DFT of size N: which

16 Points FFT BFI BFI BFII -1 ? -1

Time Domain to Frequency Domain Bit reverse x(3) => X(12) 00 1 1 11 0 0 k3 k2k1 …

Twiddle Factor

Twiddle Factor for 64 Points & More k1=0,1 k2=0,1 Bit reverse x(16) => X(2) 010000 000010 Also apply for 4n points

Radix-22 Structure

BF2i & BF2ii

First N/2-1 Cycles

N/2th ~Nth Cycles

Last N Cycles

Matlab Simulation Array reg N-N/4 Clk => binary function

Array Register 1024 = 210 “10” registers reg512(1:512)=0;

BF2i & BF2ii Function if t==0 y(1:2)=[a b]; end if t==1 & s==1 y(1:2)=[a+(b) a-(b)]; if t==1 & s==0 y(1:2)=[a+(b*-i) a-(b*-i)];

Clock binclk=dec2binvec(clk,bit);

Circuit Simulation wire1 = BF1(reg128, input, clk7); reg128 =wire12; wire2=BF2(reg64, wire11, clk7, clk6); reg64=wire22; output=wire21* W1(from3N/4);

Result – Design & Correct(1/2)

Result – Design & Correct(2/2)

Conclusion Radix-22 structure and algorithm Radix-22 SDF FFT architecture Matlab simulation 1024 points FFT

Future work Verilog code Synthesis Other architecture

Reference [1] S. He and M. Torkelson. A new approach to pipeline FFT processor. Proceedings of IPPS’96, 1996 [2] discrete-time signal process 2nd edition A.V. Oppenheim R.W Schafer For matlab http://webclass.ncu.edu.tw/~junwu/index.html http://www.cs.nthu.edu.tw/~jang/mlbook/