Some simulations on reported issues

Slides:



Advertisements
Similar presentations
End of Column Circuits Sakari Tiuraniemi - CERN. EOC Architecture 45 9 Ref CLK 40 MHz DLL 32-bit TDC bank address RX 5 TDC bank address RX 5 TDC bank.
Advertisements

Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.
4/28/05Vemula: ELEC72501 Enhanced Scan Based Flip-Flop for Delay Testing By Sudheer Vemula.
Contemporary Logic Design Sequential Case Studies © R.H. Katz Transparency No Chapter #7: Sequential Logic Case Studies 7.6 Random Access Memories.
Michal Szelezniak – LBL-IPHC meeting – 3-5 October 2007 MimoStar2 Current test results at LBL Update on recent tests of MimoStar2 sensors performed at.
UPDATE ON CLICPIX2 DESIGN Pierpaolo Valerio Edinei Santin
Dynamic Logic Circuits Static logic circuits allow implementation of logic functions based on steady state behavior of simple nMOS or CMOS structures.
AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.
Điều trị chống huyết khối trong tai biến mạch máu não
yaSpMV: Yet Another SpMV Framework on GPUs
What is Chemistry? Chemistry is: the study of matter & the changes it undergoes Composition Structure Properties Energy changes.
Quantum-classical transition in optical twin beams and experimental applications to quantum metrology Ivano Ruo-Berchera Frascati.
פרויקט מסכם לתואר בוגר במדעים (B.Sc.) במתמטיקה שימושית
The new Estimands concept – an introduction and a worked example
A little math, a little physics
Tradeoffs in contextual bandit learning
Formation of the Dam Body
Pricing products: Approaches and strategies
Modelling of Realistic Intermediate band solar cells : Materials Focus
+ = ? Mergeable Summaries Ke Yi HKUST Pankaj Agarwal (Duke)
Physics Montwood High School R. Casao
Introduction to Data Science Lecture 4 Stats and Featurization
Massachusetts Institute of Technology
Physical Pharmacy Najmadin H Mohammad.
Pre Public Examination
Modules 17 & 20 Math Practice 3 in Action - Reasoning and Sense Making
The Economic Value of Green Buildings
Metabolism and Bioenergetics
Next Generation Carbon Nanotube Based Electronic Design
Statistical Relational UAI 2012
Computer Graphics Lecture 29 Mathematics of Lighting and Shading - III Taqdees A. Siddiqi
1 INTRODUCTION - Q2KFortran2_11
Shortest Paths Readings? Chapter 28
PEOPLE! THE BUSINESS OF MUSIC…
The Wonderful Land [Law] of Oz
The Lancet Series on Maternal and Child Nutrition
Uncontrolled copy not subject to amendment
Chapter 5 Thermochemistry
Chicken Tikka Masala- plans
The Third Week of Development
BIO706 Embryology Lecture 2: Developmental Genetics
Bitcoin and the Blockchain
Combating Homeless: Supportive Services
Today’s FINTECH Presenters
Advanced Programming Language Features and Software Engineering: Friend or Foe? Greg Sullivan, AI Lab Programming Languages and Software.
Systems Analysis and Design in a Changing World, Fourth Edition
MAGNESIUM Mg At. No. 12 Atomic Mass: 24
New predictive and diagnostic biomarkers for preeclampsia
Chateau Daigle Chateau Daigle.
Queen Elizabeth She was born on 7 September 1533 at Greenwich Palace. Her birth was possibly the greatest disappointment of her father's life. He had wanted.
Chapter 13: Energy Resources
Cover by the cast of Glee.
SikkertNOK: Who Decides & Who Pays?
This is an archive of prior version
Curriculum and technology: Today and tomorrow
Chapter 4 Geometric Transformations
Semester I: Study Guide
Theory and Implementation of Particle Filters
Microsoft Dynamics 11/10/2017 Global iTS IT’S THE RIGHT CHOICE.
Lecture 3. Lateches, Flip Flops, and Memory
Design and Characterization of a Novel, Radiation-Resistant Active Pixel Sensor in a Standard 0.25 m CMOS Technology P.P. Allport, G. Casse, A. Evans,
Recap DRAM Read Cycle DRAM Write Cycle FAST Page Access Mode
Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved.
CAM in L1 pixel trigger architecture
Lecture 14 - Dynamic Memory
332:479 Concepts in VLSI Design Lecture 24 Power Estimation
Adding Programmable Delay
The lognormal distribution
Preliminary design of the behavior level model of the chip
Pixel Digital Simplification
Presentation transcript:

Some simulations on reported issues Wei Wei 2018-12-17

Problem 1:the addr encoder output level The address encoder used a kind of dynamic logic There might be some risk when this gate is no refreshed for a long time– the leakage will let the held charge disappear Simulation showed that when not refreshed after several ms, the held voltage will drop to ~600mV, which might cause some quiescent current problem Dynamic logic

Solution 1 However, when we read the address again (refreshed) at 2ms, simulation showed that the output charge can return to normal level This means this encoder needs to be “frequently” readout Luckily, every column will be hit within 8.3us averagely, which is far less than its leakage time, generally there will be no problem We should not forget, whenever restart to work after a long time, the pixel array should be set and read first, this is to refresh the addr encoder

Preliminary consideration of the schedule From MOST2 project 05/2018 ~ 04/2019 the first MPW to be tapeout