Counter Design M R Khandker.

Slides:

Advertisements

Similar presentations

Chapter #8: Finite State Machine Design 8

Advertisements

CS1104 – Computer Organization

CENG 241 Digital Design 1 Lecture 11

EECS 465: Digital Systems Lecture Notes # 7

Synchronous Sequential Logic

Sequential Logic Design with Flip-flops

Registers.1. Register  Consists of N Flip-Flops  Stores N bits  Common clock used for all Flip-Flops Shift Register  A register that provides the.

Sequential Logic Case Studies

Contemporary Logic Design Sequential Case Studies © R.H. Katz Transparency No Chapter #7: Sequential Logic Case Studies 7.4 Counters.

What is the first line of the proof? 1.If a divides b, then a divides b – c. 2.If a divides b, then a divides c. 3.Assume a divides b – c. 4.Assume a divides.

ECE C03 Lecture 101 Lecture 10 Registers, Counters and Shifters Prith Banerjee ECE C03 Advanced Digital Design Spring 1998.

COE 202: Digital Logic Design Sequential Circuits Part 4 KFUPM Courtesy of Dr. Ahmad Almulhem.

ECE C03 Lecture 91 Lecture 9 Registers, Counters and Shifters Hai Zhou ECE 303 Advanced Digital Design Spring 2002.

1 A TATA TBTB TCTC B C A B C (P) Binary Counter using Unclocked T-FF Since a pulse (P) is required to initiate each change of state: T A = BCP, T B = CP,

1 times table 2 times table 3 times table 4 times table 5 times table

Registers and Counters

ELEC 256 / Saif Zahir UBC / 2000 Counters An (up/down) k-bit counter produces a sequence of k-bit binary numbers in a response to a COUNT pulse. A k-bit.

(Sequential Logic Circuit)

10-1 Introduction Chapter #7: Sequential Logic Case Studies.

Digital Design Lecture 10 Sequential Design. State Reduction Equivalent Circuits –Identical input sequence –Identical output sequence Equivalent States.

No. 7-1 Chapter #7: Sequential Logic Case Studies.

Synchronous Sequential Logic Chapter 5. Digital Circuits Sequential Circuits Combinational circuits contains no memory elements the outputs depends.

Chapter 6 Sequential Logic. Combinational circuit outputs depend on present inputs. Sequential circuit outputs depend on present inputs and the state.

VII - Finite State Machines © Copyright 2004, Gaetano Borriello and Randy H. Katz 1 Finite State Machines (FSM) Sequential circuits  primitive sequential.

CENG 241 Digital Design 1 Lecture 10 Amirali Baniasadi

Sequential Circuit Design. Outline  Flip-flop Excitation Tables  Sequential Circuit Design  Design: Example #1  Design: Example #2  Design: Example.

Synchronous Counters Synchronous digital counters have a common clock which results in all the flip-flops being triggered simultaneously. Consequently,

Princess Sumaya University

Lecture 20: Sequential Logic (5)

Learning to Design Counters

$100 $200 $300 $400 $500 $100 $200 $300 $400 $500 $100 $200 $300 $400 $500 $100 $200 $300 $400 $500 $100 $200 $300 $400 $500 $100 $200 $300.

Basic Counters: Part I Section 7-6 (pp ).

Tables Learning Support

Synthesis Synchronous Sequential Circuits synthesis procedure –Word description of problem /hardest; art, not science/ –Derive state diagram & state table.

1 Lecture #14 EGR 277 – Digital Logic Self-starting counters Counters are considered to be self-starting if all unused counts eventually lead to the correct.

Week #7 Sequential Circuits (Part B)

Lecture 13 State Machines / ROMs

Figure 12-13: Synchronous Binary Counter

CSCE 211: Digital Logic Design

FIGURE 5.1 Block diagram of sequential circuit

Counters and Registers

CSCE 211: Digital Logic Design

Presented by Ali Maleki Spring Semester, 2009

CSCE 211: Digital Logic Design

FINITE STATE MACHINES (FSMs)

Princess Sumaya University

CENG 241 Digital Design 1 Lecture 11

CSCE 211: Digital Logic Design

אוגרים ומונים – Registers & Counters

CSCE 211: Digital Logic Design

Registers and Counters

Analysis of Synchronous Sequential Circuits

Digital Logic & Design Dr. Waseem Ikram Lecture No. 31.

Analysis of Synchronous Sequential Circuits

Finite State Machines (FSMs)

MTE 202, Summer 2016 Digital Circuits Dr.-Ing. Saleh Hussin

Analysis of Sequential Systems

._,.,._.,,,.., ,.,,,, _,....., µ. qt......

EGC 442 Introduction to Computer Architecture

A B x y A+ B+ z 1 Q X Y Q(t+1) S 1.

FINITE STATE MACHINES.

CSCE 211: Digital Logic Design

Basys 2 Wiring Diagram.

3 times tables.

6 times tables.

A B x y A+ B+ z 1 Q X Y Q(t+1) S 1.

A x A+ Y 1 A B C A+ B+ C+ TA TB Tc 1.

COE 202: Digital Logic Design Sequential Circuits Part 3

Presentation transcript:

Counter Design M R Khandker

State diagram 000 001 010 100 101 110 Design a synchronous counter of the following sequence: 0 -> 1 -> 2 -> 4 -> 5 -> 6 -> 0 The counter has 6 different states

Excitation table J K Q(t+1) 1 Q~(t) J K Q(t) Q(t+1) X 1

LSB A B C JA KA JB KB JC KC X 1

BC BC 00 01 11 10 X 1 00 01 11 10 1 X A A Kc = B~ Jc = B~ 00 01 11 10 X 1 00 01 11 10 1 X A A KB = C~ JB = B~C 00 01 11 10 X 1 00 01 11 10 1 X A A KA = BC~ JA = BC~

C A B K J Q Q’ K J Q Q’ Q’ K J Q

? 111 000 001 010 100 101 110 What happens if the counter starts with a non valid state? 011

BC BC 00 01 11 10 X 1 00 01 11 10 1 X A A Kc = 1 Jc = B~ 00 01 11 10 X 1 00 01 11 10 1 X A A KB = 1 JB = C 00 01 11 10 X 1 00 01 11 10 1 X A A KA = B JA = B