Chirayu S. Amin†, Yehea I. Ismail†, and Florentin Dartu*

Slides:



Advertisements
Similar presentations
Gate Sizing for Cell Library Based Designs Shiyan Hu*, Mahesh Ketkar**, Jiang Hu* *Dept of ECE, Texas A&M University **Intel Corporation.
Advertisements

EE 201A Modeling and Optimization for VLSI LayoutJeff Wong and Dan Vasquez EE 201A Noise Modeling Jeff Wong and Dan Vasquez Electrical Engineering Department.
Non-Gaussian Statistical Timing Analysis Using Second Order Polynomial Fitting Lerong Cheng 1, Jinjun Xiong 2, and Lei He 1 1 EE Department, UCLA *2 IBM.
Design Rule Generation for Interconnect Matching Andrew B. Kahng and Rasit Onur Topaloglu {abk | rtopalog University of California, San Diego.
Slide 1 Bayesian Model Fusion: Large-Scale Performance Modeling of Analog and Mixed- Signal Circuits by Reusing Early-Stage Data Fa Wang*, Wangyang Zhang*,
A Regularity-Driven Fast Gridless Detailed Router for High Frequency Datapath Designs By Sabyasachi Das (Intel Corporation) Sunil P. Khatri (Univ. of Colorado,
A Routing Technique for Structured Designs which Exploits Regularity Sabyasachi Das Intel Corporation Sunil P. Khatri Univ. of Colorado, Boulder.
Moon-Su Kim, Sunik Heo, DalHee Lee, DaeJoon Hyun, Byung Su Kim, Bonghyun Lee, Chul Rim, Hyosig Won, Keesup Kim Samsung Electronics Co., Ltd. System LSI.
11 EDA for Mixed Signal Design Chirayu Amin Design and Technology Solutions Intel Corporation March 12, 2015 Acknowledgements Chandramouli Kashyap, Scott.
A Look at Chapter 4: Circuit Characterization and Performance Estimation Knowing the source of delays in CMOS gates and being able to estimate them efficiently.
Parameterized Timing Analysis with General Delay Models and Arbitrary Variation Sources Khaled R. Heloue and Farid N. Najm University of Toronto {khaled,
Statistical Full-Chip Leakage Analysis Considering Junction Tunneling Leakage Tao Li Zhiping Yu Institute of Microelectronics Tsinghua University.
Yuanlin Lu Intel Corporation, Folsom, CA Vishwani D. Agrawal
Understanding the Accuracy of Assembly Variation Analysis Methods ADCATS 2000 Robert Cvetko June 2000.
NuCAD ELECTRICAL ENGINEERING AND COMPUTER SCIENCE McCormick Northwestern University Robert R. McCormick School of Engineering and Applied Science FA-STAC.
Non-Linear Statistical Static Timing Analysis for Non-Gaussian Variation Sources Lerong Cheng 1, Jinjun Xiong 2, and Prof. Lei He 1 1 EE Department, UCLA.
Interconnect Optimizations
1 UCSD VLSI CAD Laboratory ISQED-2009 Revisiting the Linear Programming Framework for Leakage Power vs. Performance Optimization Kwangok Jeong, Andrew.
NuCAD ELECTRICAL ENGINEERING AND COMPUTER SCIENCE McCormick Northwestern University Robert R. McCormick School of Engineering and Applied Science Nostra-XTalk.
SAMSON: A Generalized Second-order Arnoldi Method for Reducing Multiple Source Linear Network with Susceptance Yiyu Shi, Hao Yu and Lei He EE Department,
EE 201A (Starting 2005, called EE 201B) Modeling and Optimization for VLSI Layout Instructor: Lei He
RAVEN: Automatic Generation of Analog Behavioral Models
EE 241 Class Project Substrate Noise Current Injected by Digital IP Cores Stefano Zanella Mentor: Luca Carloni.
Face Recognition Using Neural Networks Presented By: Hadis Mohseni Leila Taghavi Atefeh Mirsafian.
Accuracy-Configurable Adder for Approximate Arithmetic Designs
Capturing Crosstalk-Induced Waveform for Accurate Static Timing Analysis Masanori Hashimoto, Yuji Yamada, Hidetoshi Onodera Kyoto University.
Research on Analysis and Physical Synthesis Chung-Kuan Cheng CSE Department UC San Diego
Statistical Sampling-Based Parametric Analysis of Power Grids Dr. Peng Li Presented by Xueqian Zhao EE5970 Seminar.
Accelerating Statistical Static Timing Analysis Using Graphics Processing Units Kanupriya Gulati and Sunil P. Khatri Department of ECE, Texas A&M University,
1 Interconnect and Packaging Lecture 8: Clock Meshes and Shunts Chung-Kuan Cheng UC San Diego.
A Power Grid Analysis and Verification Tool Based on a Statistical Prediction Engine M.K. Tsiampas, D. Bountas, P. Merakos, N.E. Evmorfopoulos, S. Bantas.
Direct Message Passing for Hybrid Bayesian Networks Wei Sun, PhD Assistant Research Professor SFL, C4I Center, SEOR Dept. George Mason University, 2009.
Scalable Symbolic Model Order Reduction Yiyu Shi*, Lei He* and C. J. Richard Shi + *Electrical Engineering Department, UCLA + Electrical Engineering Department,
Skewed Flip-Flop Transformation for Minimizing Leakage in Sequential Circuits Jun Seomun, Jaehyun Kim, Youngsoo Shin Dept. of Electrical Engineering, KAIST,
Fast Algorithms for Slew Constrained Minimum Cost Buffering S. Hu*, C. Alpert**, J. Hu*, S. Karandikar**, Z. Li*, W. Shi* and C. Sze** *Dept of ECE, Texas.
Feedback Control Systems (FCS) Dr. Imtiaz Hussain URL :
A Membrane Algorithm for the Min Storage problem Dipartimento di Informatica, Sistemistica e Comunicazione Università degli Studi di Milano – Bicocca WMC.
On the Assumption of Normality in Statistical Static Timing Analysis Halim Damerdji, Ali Dasdan, Santanu Kolay February 28, 2005 PrimeTime Synopsys, Inc.
UC San Diego / VLSI CAD Laboratory Learning-Based Approximation of Interconnect Delay and Slew Modeling in Signoff Timing Tools Andrew B. Kahng, Seokhyeong.
Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits Yehea I. Ismail and Eby G. Friedman, Fellow, IEEE.
1 Modeling and Optimization of VLSI Interconnect Lecture 2: Interconnect Delay Modeling Avinoam Kolodny Konstantin Moiseev.
Unified Adaptivity Optimization of Clock and Logic Signals Shiyan Hu and Jiang Hu Dept of Electrical and Computer Engineering Texas A&M University.
DAC, July 2006 Model Order Reduction of Linear Networks with Massive Ports via Frequency-Dependent Port Packing Peng Li and Weiping Shi Department of ECE.
Reducing Structural Bias in Technology Mapping
Power-Optimal Pipelining in Deep Submicron Technology
Supervised Learning Based Model for Predicting Variability-Induced Timing Errors Xun Jiao, Abbas Rahimi, Balakrishnan Narayanaswamy, Hamed Fatemi, Jose.
Xiang Hu1, Wenbo Zhao2, Peng Du2, Amirali Shayan2, Chung-Kuan Cheng2
Accurate Robot Positioning using Corrective Learning
Haihua Su, Sani R. Nassif IBM ARL
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
Chapter 2 Interconnect Analysis
Chapter 2 Interconnect Analysis
Chapter 2 Interconnect Analysis Delay Modeling
Standard-Cell Mapping Revisited
Pattern Compression for Multiple Fault Models
Digital Control Systems (DCS)
Digital Control Systems (DCS)
ELEC 6970: Low Power Design Class Project By: Sachin Dhingra
Chapter 2 Interconnect Analysis Delay Modeling
12/4/2018 A Regularity-Driven Fast Gridless Detailed Router for High Frequency Datapath Designs By Sabyasachi Das (Intel Corporation) Sunil P. Khatri (Univ.
Where did we stop? The Bayes decision rule guarantees an optimal classification… … But it requires the knowledge of P(ci|x) (or p(x|ci) and P(ci)) We.
Lecture 5: Linear Systems and Convolution
Chapter 4b Statistical Static Timing Analysis: SSTA
Homework 2 [due Jan. 31] [1] Given the circuit as shown below and a unit step voltage source at the input node s, use SPICE to simulate the circuit and.
Fundamentals of Electric Circuits Chapter 15
On the Improvement of Statistical Timing Analysis
Analysis of history effect in PD-SOI logic Gates
Prediction Networks Prediction A simple example (section 3.7.3)
Chapter 4C Statistical Static Timing Analysis: SSTA
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
Presentation transcript:

Chirayu S. Amin†, Yehea I. Ismail†, and Florentin Dartu* Piece-wise Approximations of RLCK Circuit Responses using Moment Matching Chirayu S. Amin†, Yehea I. Ismail†, and Florentin Dartu* †ECE Department Northwestern University Evanston, IL 60208, USA * Intel Corporation, Hillsboro, OR 97124, USA

Outline Motivation/Introduction Piece-wise Approximations Results Moments of a Piece-wise Function Moment Matching Piece-wise Linear Functions (PWL) Piece-wise Quadratic Functions (PWQ) Hybrid Piece-wise Functions (HPW) Extraction of Delay, Transition Time, etc Results Conclusions

M2PWF: Moments to Piece-wise Functions Motivation Fast and direct metric for RLCK circuits still missing Lognormal, Weibull, D2M, S2M, S2P, etc. do not work for RLCK circuits Sum of exponentials (SOE) form (AWE, PRIMA, PVL, etc) used by model-order reduction techniques is very expensive and an overkill

(extracted industrial netlist) Shortcomings of SOE *PVL used for SOE RLCK circuit response (extracted industrial netlist) Requires too many moments  too much runtime

Limited propagation of information to downstream cells Gate CL Cell library models can only handle limited information about input signals No need to obtain all the details about the input for STA!

Example: Piece-wise Linear (PWL) 5 pieces only! RLCK Circuit Response

Piece-wise functions for RC and RLCK circuits Main Idea y(t) is a piece-wise function Match moments to compute y(t) Advantages y(t) is very general Uses very few moments (4 or 5) Easy to extract timing parameters 50% delay Transition time

Outline Motivation/Introduction Piece-wise Approximations Results Moments of a Piece-wise Function Moment Matching Piece-wise Linear Functions (PWL) Piece-wise Quadratic Functions (PWQ) Hybrid Piece-wise Functions (HPW) Extraction of Delay, Rise Time, etc Results Conclusions

General piece-wise function x1 time xn VDD x(t) Voltage (t1,v1) (t2,v2) (tn-1,vn-1) (tn,vn) (t0,v0) x3 circuit response piece-wise function x(t) tn where u(t) is the unit step function

What should the pieces xk(t) look like? Polynomials Simple Examples  Linear, Quadratic, Cubic Mix-and-match approach First piece is quadratic Second piece is linear, etc Theory tested for linear, quadratic, and a hybrid quadratic version

Piece-wise linear (PWL) function x1 t1 t2 tn-1 tn v0 v1 v2 x2 time xn vn-1 1 x(t) Voltage PWL Simplest piece-wise function

Piece-wise quadratic (PWQ) function More accurate than PWL More variation in shapes of the pieces xk(t) Voltage 1 vn-1 xn x(t) v2 x2 v1 x1 v0 t0 t1 t2 tn-1 tn time

Hybrid piece-wise (HPW) function (Enhancing simple polynomials) First piece is quadratic with time t Remaining pieces are quadratic with 1/t Moment matching remains similar to that for PWQ

Selection of time-points tk Select tn and divide the time 0 to tn in to n pieces tn = 10|m1| works well and gives accurate results Ratio r = 1  equidistant time-points Ratio r > 1 (r  1.15) improves results  r r2 r3 ...... time

Extracting delay and transition time v tv

Outline Motivation/Introduction Piece-wise Approximations Results Moments of a Piece-wise Function Moment Matching Piece-wise Linear Functions (PWL) Piece-wise Quadratic Functions (PWQ) Hybrid Piece-wise Functions (HPW) Extraction of Delay, Transition Time, etc Results Conclusions

Experimental Setup Comparison of piece-wise approximations and traditional approach (PVL) with SPICE For a fixed number of moments Circuits Extracted netlists Industrial circuits Clock distribution networks Transmission lines, meshes, etc Tests cover RC as well as RLCK netlists

Results: Industrial RLCK netlist

Results: RLC transmission line RT = 2 , CT = 1.5 F, LT = 7H

Results: RC circuit (uniform mesh)

Delay errors at receiver nodes for an extracted netlist 50% delay (% error) at receiver nodes (time is scaled) Node SPICE HPW 4 moments SOE (PVL) 8 moments 1 2.15 2.19 (3.09) 0.67 (-68) 1.48 (-30) 2 2.38 2.34 (-0.36) 0.74 (-68) 1.67 (-29) 3 2.11 2.08 (-0.02) 0.61 (-71) 1.43 (-31) 4 1.91 1.92 (3.02) 0.55 (-70) 1.17 (-37) 5 2.12 2.10 (1.53) 0.64 (-69) 1.37 (-34)

Outline Motivation/Introduction Piece-wise Approximations Results Moments of a Piece-wise Function Moment Matching Piece-wise Linear Functions (PWL) Piece-wise Quadratic Functions (PWQ) Hybrid Piece-wise Functions (HPW) Extraction of Delay, Transition Time, etc Results Conclusions

Conclusions A new family of piece-wise MOR techniques Useful for RLCK and RC responses Accurate results with only 4 or 5 moments For RLCK circuits, error in delay is less than 5% Fast Piece-wise Linear (PWL), Piece-wise Quadratic (PWQ), and Hybrid Piece-wise (HPW) approximations Closed form expressions for timing parameters such as delay and transition time Method is general enough to be extended easily for other types of piece-wise functions

Q & A