Reference Chapter 7 Moris Mano 4th Edition

Slides:



Advertisements
Similar presentations
CENG 241 Digital Design 1 Lecture 11
Advertisements

Princess Sumaya University
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 7 – Registers.
Logic and Computer Design Fundamentals Registers and Counters
CPEN Digital System Design Chapter 9 – Computer Design
C HAPTER S IX R EGISTERS AND C OUNTERS 1. A clocked sequential circuit consists of a group of flip-flops and combinational gates connected to form a feedback.
A.Abhari CPS2131 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers:
REGISTER A Register is a group of binary storage cells suitable for holding binary information. A group of flip-flops constitutes a register, since each.
Unit 12 Registers and Counters Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
Registers and Counters
1 Sequential Circuits Registers and Counters. 2 Master Slave Flip Flops.
Last Mod: March 2014  Paul R. Godin Shift Registers Registers 1.1.
1 Registers and Counters A register consists of a group of flip-flops and gates that affect their transition. An n-bit register consists of n-bit flip-flops.
Registers and Counters
Rabie A. Ramadan Lecture 3
2017/4/24 CHAPTER 6 Counters Chapter 5 (Sections )
7-6 단일 레지스터에서 Microoperation Multiplexer-Based Transfer  Register 가 서로 다른 시간에 둘 이상의 source 에서 data 를 받을 경우 If (K1=1) then (R0 ←R1) else if (K2=1) then.
ENG241 Digital Design Week #8 Registers and Counters.
Registers and Counters Chapter 6. Digital Circuits 2 Clocked sequential circuits a group of flip-flops and combinational gates connected to form a feedback.
REGISTER A register is a group of flip-flops. Each flip- flop is capable of storing one bit of informa­ tion. An n-bit register consists of a group of.
Computer Architecture and Organization Unit -1. Digital Logic Circuits – Logic Gates – Boolean Algebra – Map Simplification – Combinational Circuits –
CHAPTER 6 Sequential Circuits’ Analysis CHAPTER 6 Sequential Circuits’ Analysis Sichuan University Software College.
Registers and Counters
Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.
DIGITAL COMPONENTS. MULTIPLEXERS A multiplexer is a combinational circuit that receives binary information from one of 2 n input data lines and directs.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
1 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers: parallel and.
Digital Design: With an Introduction to the Verilog HDL, 5e M. Morris Mano Michael D. Ciletti Copyright ©2013 by Pearson Education, Inc. All rights reserved.
Dr. Clincy Professor of CS
Class Exercise 1B.
REGISTER TRANSFER LANGUAGE (RTL)
Registers and Counters
Electronics Technology
EKT 221 : Digital 2 Serial Transfers & Microoperations
Sequential Logic Counters and Registers
DIGITAL 2 : EKT 221 RTL : Microoperations on a Single Register
INTRODUCTION Overview of Shift Registers
Shift Registers.
Digital System Design Review.
DIGITAL ELECTRONICS THEME 7: Register structures – with parallel input, with serial input. Shift registers – reversible, cycle. Register structures are.
Digital Logic Design Sequential Circuits (Chapter 6)
Registers and Counters
Registers and Counters Register : A Group of Flip-Flops. N-Bit Register has N flip-flops. Each flip-flop stores 1-Bit Information. So N-Bit Register Stores.
Instructor: Alexander Stoytchev
COE 202: Digital Logic Design Sequential Circuits Part 4
Digital Logic & Design Dr. Waseem Ikram Lecture No. 34.
Lecture No. 24 Sequential Logic.
29-Nov-18 Counters Chapter 5 (Sections ).
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN
Dr. Clincy Professor of CS
Registers and Register Transfers
Computer Architecture and Organization: L02: Logic design Review
ECE 3130 – Digital Electronics and Design
SYEN 3330 Digital Systems Chapter 7 – Part 1 SYEN 3330 Digital Systems.
Reference: Chapter 5 Sequential Circuits Moris Mano 4th Ediditon
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
CHAPTER 4 SHIFT REGISTER
Switching Theory and Logic Design Chapter 5:
Instructor: Alexander Stoytchev
Digital Logic Department of CNET Chapter-6
Digital Logic Department of CNET Chapter-6
14 Digital Systems.
Registers and Register Transfers
Outline Registers Counters 5/11/2019.
Instructor: Alexander Stoytchev
Registers Today we’ll see some common sequential devices: counters and registers. They’re good examples of sequential analysis and design. They are also.
Week 11 Flip flop & Latches.
Presentation transcript:

Reference Chapter 7 Moris Mano 4th Edition Registers Reference Chapter 7 Moris Mano 4th Edition

Types of Registers Registers with Parallel Load Shift Registers Simultaneously loading all bits from external input Shift Registers Register which can shift its stored bits in one or both directions One bit (external input) being saved at a time

4-bit Register with parallel load Symbol Page 337 Moris Mano 4th Edition Register Contents: Q3 Q2 Q1 Q0 Logic Diagram

1. Load Control with Clock Gating C Input Page 337 Moris Mano 4th Edition Clock stopped Behind the gate Clock being passed To register

2. Load Control with D Input Page 339 Moris Mano 4th Edition Clock

What is this block doing? Clock

Shift Register Symbol External Input Clock Page 353 Moris Mano 4th Edition Clock

How Shift Register works? Given: Serial Input = 0 (constant) Initial Value of Register = 1010 What will be the value of register after T1, T2, T3 and T4? 1 1 Clock Positive Edge Triggered D Flip-Flop: Q(t+1) = D(t)

How Shift Register works? Given: Serial Input = 0 (constant) Initial Value of Register = 1010 What will be the value of register after T1, T2, T3 and T4? 1 1 Clock

How Shift Register works? Given: Serial Input = 0 (constant) Initial Value of Register = 1010 What will be the value of register after T1, T2, T3 and T4? 1 Clock

How Shift Register works? Given: Serial Input = 0 (constant) Initial Value of Register = 1010 What will be the value of register after T1, T2, T3 and T4? 1 Clock

How Shift Register works? Given: Serial Input = 0 (constant) Initial Value of Register = 1010 What will be the value of register after T1, T2, T3 and T4? Clock

Homework Can you design a register which shifts the data left?

Parallel vs Serial Mode Digital System is said to operate in “Parallel Mode” when all the bits are transferred or manipulated at a time. Digital System is said to operate in “Serial Mode” when information in the system is transferred or manipulated one bit at a time.

What is this block doing? Clock

Serial Transfer Page 375 Moris Mano 4th Edition Clock

How Serial Transfer Works? Given: Initial Value of Register A = 1011 Initial Value of Register B = 0010 What will be the value of both registers after T1, T2, T3 and T4? Clock

How Serial Transfer Works? Clock After T4: B = A A = 0

Homework What if after T4 we want: B = A and A = A Or B = A and A = B B = A and C = B and A = C

Serial Transfer with Shift Control Requirement: If Shift = 1  Transfer Contents of registers If Shift = 0  Retain data How will you implement this functionality?

Serial Transfer with Shift Control Page 375 Moris Mano 4th Edition

What is this block doing? A3A2A1A0 One pair of significant bits (Ai, Bi) is being added at one clock pulse. Page 377 Moris Mano 4th Edition B3B2B1B0

Serial Addition Why are we saving carry in flip-flop? A3A2A1A0 Page 377 Moris Mano 4th Edition B3B2B1B0

Homework How can you perform following functionality using the Serial Addition Circuit (without changing the circuit)? A = A + B + C + D

Shift Register with Parallel Load Requirements: Design a register which Behaves like a shift register, if Shift = 1 Behaves like register with parallel load, if Load = 1 Retains data, if Shift = 0 and Load = 0 Page 354 Moris Mano 4th Edition

Shift Register with Parallel Load Requirements: Design a register which Behaves like a shift register, if Shift = 1 Behaves like register with parallel load, if Load = 1 Retains data, if Shift = 0 and Load = 0 Page 354 Moris Mano 4th Edition Shift Load Operation No Change(Hold) 1 Load Parallel Data X Shift down from Q0 to Q3

Shift Register with Parallel Load

1 1 Enabled When Shift = 1 Shifting data right Enabled Enabled Enabled

Enabled Load = 1 & Shift = 0 Parallel Load Data Enabled Enabled Enabled Load = 1 & Shift = 0 Parallel Load Data 1 1 Enabled Enabled Enabled

Enabled Load = 0 & Shift = 0 Retain previous data Enabled Enabled Enabled

What is this circuit Doing when Load = 1 & Shift = 1 ???