74LS273 D Flip Flops and 74LS Mux Zachary Ryan

Slides:



Advertisements
Similar presentations
Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.
Advertisements

Unit 11 Latches and Flip-Flops Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
Review for Exam 2 Using MUXs to implement logic
Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.
4bit Parallel to Serial Data Stream Converter By Ronne Abat Johnny Liu.
CS 300 – Lecture 3 Intro to Computer Architecture / Assembly Language Sequential Circuits.
4-bit Grey Code Converter with Counter Lincoln Chin Dat Tran Thao Nguyen Tien Huynh.
SADDAPALLI RUDRA ABHISHEK
1 4-Bit ALU Chun-Wai Lee Shiela Valenciano Advisor: Dr. David Parent 12/05/05.
Contemporary Logic Design Sequential Logic © R.H. Katz Transparency No Chapter #6: Sequential Logic Design Sequential Switching Networks.
ENGIN112 L26: Shift Registers November 3, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 26 Shift Registers.
Asynchronous Counter © 2014 Project Lead The Way, Inc.Digital Electronics.
Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.
Components used in the the Project J-K Flip Flop Switch Power Alternator 7-Segment Display Coded Decimal (BCD) Display.
Asynchronous Counters with SSI Gates
Designing of a D Flip-Flop Final Project ECE 491.
 Counters are sequential circuits which "count" through a specific state sequence. They can count up, count down, or count through other fixed sequences.
CHAPTER 8 - COUNTER -.
Computer Organization & Programming Chapter 5 Synchronous Components.
Abdullah Said Alkalbani University of Buraimi
D FLIP FLOP DESIGN AND CHARACTERIZATION -BY LAKSHMI SRAVANTHI KOUTHA.
© BYU 11b MSFF Page 1 ECEn 224 MSFF Master/Slave Flip Flops.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
DIGITAL LOGIC CIRCUITS 조수경 DIGITAL LOGIC CIRCUITS.
LATCHES AND FLIP-FLOPS
Flip Flops.
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
Chapter 7 Designing Sequential Logic Circuits Rev 1.0: 05/11/03
Introduction to Advanced Digital Design (14 Marks)
Asynchronous Counters with SSI Gates
ECE 3130 – Digital Electronics and Design
Timing issues.
EKT 221 : Digital 2 COUNTERS.
Flip-FLops and Latches
SEQUENTIAL LOGIC -II.
CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits
Overview Part 1 – The Design Space
Malik Najmus Siraj Digital Logic Design Malik Najmus Siraj
(74LS47)BCD-to-Seven Decoder and 7 Segment Display
Flip-FLops and Latches
Latches and Flip-flops
Flip-FLops and Latches
Yee-Wing Hsieh Steve Jacobs
CPE/EE 422/522 Advanced Logic Design L03
Registers and Counters
Lesson Objectives Aims
CS Fall 2005 – Lec. #5 – Sequential Logic - 1
Elec 2607 Digital Switching Circuits
Asynchronous Counters with SSI Gates
Flip-FLops and Latches
COE 202: Digital Logic Design Sequential Circuits Part 4
Counters and Registers
Flip-FLops and Latches
触发器 Flip-Flops 刘鹏 浙江大学信息与电子工程学院 March 27, 2018
4-Bit Counter Spencer Canavan.
Counters and Registers
ECE 434 Advanced Digital System L05
ECE 3130 – Digital Electronics and Design
A register design with parallel load input
332:437 Lecture 16 FSM Synchronizers
1) Latched, initial state Q =1
Switching Theory and Logic Design Chapter 5:
332:437 Lecture 16 FSM Synchronizers
Flip Flops Unit-4.
332:437 Lecture 16 FSM Synchronizers
Flip-FLops and Latches
Advanced Computer Architecture Lecture 1
Outline Registers Counters 5/11/2019.
Instructor: Michael Greenbaum
Advanced Computer Architecture Lecture 7
Presentation transcript:

74LS273 D Flip Flops and 74LS157 2-1 Mux Zachary Ryan zqr100@psu 74LS273 D Flip Flops and 74LS157 2-1 Mux Zachary Ryan zqr100@psu.edu CENBD 452 Fall 2002

74LS157 2-1 Mux Inputs: Strobe, Select, A, B Output: Y Y = A, when Select = 0 Y = B, when Select = 1 Opted to use instead of the 74LS151

74LS273 D Flip Flop Inputs: D, MR, Clock Output: Q When the clock rises the output Q is set equal to the input D MR is the reset

Schematic

Simple Schematic 0 - Load 1 - Hold

Misc 74LS157 Cost: $0.29 Maximum Propagation Delay: 32ns More info: http://www.jameco.com/jameco/Products/ProdDS/47386.pdf Cost: $0.45 Maximum Propagation Delay: 27ns More info: http://www.jameco.com/jameco/Products/ProdDS/46771.pdf