Control Systems for the APTM and GRID

Slides:



Advertisements
Similar presentations
ESS Timing System Plans and Requirements Timo Korhonen Chief Engineer, Integrated Control System Division May 19, 2014.
Advertisements

ICS Test Environment Alexander Söderqvist Dec 9, 2014.
Status of the European Spallation Source Timo Korhonen Chief Engineer, Integrated Control System Division October 21, 2014.
26-Sep-11 1 New xTCA Developments at SLAC CERN xTCA for Physics Interest Group Sept 26, 2011 Ray Larsen SLAC National Accelerator Laboratory New xTCA Developments.
ESS LLRF System Anders J Johansson.
Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:
2D Detectors DAQ Overview 2D detectors are organized as tiles providing 10G Ethernet serialized portions of the full.
Diagnostics and Controls K. Gajewski ESS Spoke RF Source Accelerator Internal Review.
Agenda Adaptation of existing open-source control systems from compact accelerators to large scale facilities.
Wir schaffen Wissen – heute für morgen 24 August 2015PSI,24 August 2015PSI, Paul Scherrer Institut Status WP 8.2 RF Low Level Electronic Manuel Brönnimann.
SNS Integrated Control System EPICS Collaboration Meeting SNS Machine Protection System SNS Timing System Coles Sibley xxxx/vlb.
EPICS Insertion Device Control System Pete Owens EPICS Collaboration Meeting June 2003 Control System for a Helical Undulator Pete Owens Daresbury Laboratory.
APS BPM and power supply applications on micro-IOCs W. Eric Norum
Upgrade to Real Time Linux Target: A MATLAB-Based Graphical Control Environment Thesis Defense by Hai Xu CLEMSON U N I V E R S I T Y Department of Electrical.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Running EPICS on NI CompactRIO Initial Experience Eric Björklund (LA-UR )
ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.
Zheqiao Geng 6/5/2012 Plan for Evaluating LLRF Deployment Solution at LCLS-II.
Stephen Schuh Vacuum Controls SCR and 16 November 2005 Vacuum Controls System Concept Review and Preliminary Design Review.
MRF & Cosylab on timing system: integration support Joze Dedic the best people make cosylab … Head of Hardware.
Experience Running Embedded EPICS on NI CompactRIO Eric Björklund Dolores Baros Scott Baily.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
Issues in Accelerator Control Bob Dalesio, December 23, 2002.
Integrating EPICS and LabVIEW on Windows using DCOM Freddie Akeroyd ISIS Computing Group.
Online Software 8-July-98 Commissioning Working Group DØ Workshop S. Fuess Objective: Define for you, the customers of the Online system, the products.
Fast Fault Finder A Machine Protection Component.
ESS LLRF and Beam Interaction. ESS RF system From the wall plug to the coupler Controlled over EPICS Connected to the global Machine Protection System.
Software development Control system of the new IGBT EE switch.
11 th February 2008Brian Martlew EPICS for MICE Status of the MICE slow control system Brian Martlew STFC, Daresbury Laboratory.
EPICS and LabVIEW Tony Vento, National Instruments
EtherCAT based RF Interlock System for SwissFEL LLRF 2015 Abstract As part of the overall development effort for SwissFEL's RF and LLRF systems, the RF.
Page Beam Instrumentation mini- workshop Conclusions from the Hardware, Timing and MPS mini-workshop Lund, Miha Reščič Deputy Head of
ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.
Integrating Advantech PCI I/O cards into EPICS. Outline ANTARES computer control and data acquisition systems architecture STAR computer control and data.
ICS interfaces Timo Korhonen ICS Apr 22, 2015.
Control System Tools for Beam Commissioning Timo Korhonen Controls Division Chief Engineer April 8, 2014.
Written by : Oren Frenkel Intel Confidential ® C CD SDS.
ESS Timing System Plans Timo Korhonen Chief Engineer, Integrated Control System Division Nov.27, 2014.
CONTROLS OF ESS EMU Jean-François DENIS / Tom JOANNEM.
ESS LLRF and Beam Interaction
Combining safety and conventional interfaces for interlock PLCs
Intro to USB-6009 DAQ.
Laboratorio per dottorandi 2017 Particle Accelerators Control System
Overview and System Design for ESS LLRF Systems
SLS Timing Master Timo Korhonen, PSI.
DLS Standard PLC System
Magnet Safety System for NA61/Shine
Status of Fast Controller EPICS Supports for ITER Project
LCLS Event System - Software
ESS BCM Firmware 1.
Plan for controls with the digital platform
Status of Control Services ICS WP10 (accelerator integration work package) Tuesday 20th November
nBLM Back End Electronics and Control System
PLCs integration into the ICS
Channel Access Concepts
EPICS: Experimental Physics and Industrial Control System
TS2 PSS Architecture, Concepts of Operations and Interfaces
Automation of Control System Configuration TAC 18
Digital platform for nBLM
System Architecture of MPSVac and MPSID
Implementation of nBLM algorithms on IOxOS IFC 1410
Clement Derrez European Spallation Source ERIC Date
Electronics, motion control and verification
Chapter 13: I/O Systems.
LCLS Machine Protection System
Readout Systems Update
Vacuum Control System for Monolith Vacuum
Kaj Rosengren FPGA Designer – Beam Diagnostics
Rack installation and local tests for the MEBT Chopper Rack
Red Pitaya with EPICS Andraz Pozar EPICS Collaboration Meeting
Presentation transcript:

Control Systems for the APTM and GRID Joao Paulo Martins Control Systems Engineer - ICS European Spallation Source ERIC 2019-01-09

Summary Introduction; Prototype tests in Japan; Hardware project; Software project; Machine Protection interface; Conclusion;

Layer Architecture of the ESS Control Systems Introduction Layer Architecture of the ESS Control Systems

Experiment workstations other human interfaces Layer Architecture of the ESS Control Systems ESS Main Control Room Experiment workstations other human interfaces System GUIs Equipment GUIs Physics Apps Config. Tools Data on Demand PSS GUIs NICOS DMSC High Performance Data Network EPICS EPICS IOC EPICS IOC EPICS IOC EPICS IOC EPICS IOC Data on Demand EPICS Archiver Timing System Event Generator Machine Protection Fast Beam Interlock System Personnel Safety Systems PLC PLC Ether CAT MicroTCA System MicroTCA System PSS PLC Fieldbus Device signals Remote I/O Controller Device Electronics Device Electronics Controller Remote I/O Remote I/O Pump Flowmeter Motor Sensor Chopper Power Supply Switch Sensor Sensor Mech. Movement RF Proton Neutron Temp Electricity Magnetic H2O Flow He Flow etc.

other human interfaces Architecture of the APTM/Grid Control Systems ESS Main Control Room other human interfaces System GUIs Equipment GUIs Physics Apps Config. Tools Data on Demand High Performance Data Network EPICS EPICS IOC EPICS IOC Data on Demand EPICS Archiver Timing System Event Generator Machine Protection Fast Beam Interlock System Personnel Safety Systems Ether CAT MicroTCA System Fieldbus Device signals Controller Device Electronics Motor Sensor Mech. Movement Temp Current

Summary Introduction; Prototype tests in Japan; Hardware project; Software project; Machine Protection interface; Conclusion;

Prototype tests in Japan

Prototype tests in Japan Installation and remote operation of the APTM/Grid prototype at J-PARC using as much as possible “ESS environment”; MicroTCA as main component: DAQ and CPU; Beckhoff EtherCAT for motion control and temperature reading; EPICS for operation and data collection; Lot of experience gained; Robustness of the MicroTCA crate confirmed; Motion Control IOC interface and operation needs refinements; EPICS IOCs instances should be easily manageable; Timing Events MicroTCA System APTM blades Digitizer Timing Motion Control Software Control System Software APTM grid External clients Motors / encoders EtherCAT I/O Modules

Summary Introduction; Prototype tests in Japan; Hardware project; Software project; Machine Protection interface; Conclusion;

Hardware Project FMC-PICO-1M4 selected as digitizer; 20 bits current measurement within 1 uA range @ 1 MSPS; 4 channels per FMC; IOxOS IFC1410 FMC carrier; ICS supported platform; No support for CAENELS FMC-PICO-8 yet. [On-going activity with Lodz in-kind]; Needs custom firmware implementation for interlock functions; Concurrent Technologies MTCA CPU; Based on 4-core Intel i7 processor (new version based on Intel Xeon improves performance); Front-panel Ethernet ports enables its use as EtherCAT master; MRF MTCA-EVR-300 Standard timing component for MicroTCA crates, fully integrated in EPICS;

Hardware Project Preliminary proposal of MicroTCA equipment: One 12-slot 9U MicroTCA crate for all 4 APTM units: 10 slots for digitizer unit, 2 slots for CPU and Timing: 80 analog inputs; One 6-slot 3U MicroTCA crate for the GRID: 4 slots for digitizer unit: 32 analog inputs; Alternative proposal: Separate APTM hardware in different crates; Offload CPU consumption (although maybe only one is enough); Local CPUs of the IFC1410 can also be used for data acquisition;

Hardware Project Motion Control Hardware Beckhoff EtherCAT modules; Motion Control Hardware Standards: https://confluence.esss.lu.se/display/MCAG/Motion+control+electronics EtherCAT master can be implemented using regular Network Interface Card: MicroTCA CPU; Motors / encoders

Summary Introduction; Prototype tests in Japan; Hardware project; Software project; Machine Protection interface; Conclusion;

Software Project EPICS IOC for data acquisition and operation control have access to the digitizer and timing cards via PCIe drivers; Main functionalities: configuration of the timing triggers, analog data acquisition, beam profile measurement (GRID); EPICS device support layer implemented based on areaDetector framework; areaDetector will be the common framework for digitizers in EPICS at ESS; Support for IOxOS cards in areaDetector currently under development; Single IOC to control timing and data acquisition. Motion Control runs in separate IOC for now – Scenario with single IOC for all systems will be evaluated;

Software Project External clients APTM/GRID IOC Beam profile measurement; APTM blades measurement; Acquisition triggers configuration; Motion Control IOC Motor record; Sequencer; Temperature reading; AreaDetector TimeSeries Plugin AreaDetector ROI Plugin AreaDetector Stats Plugin Other AD plugins MRFIOC2 Device Support ECMC Open-Source Motion Control Framework areaDetector (asyn) device support for IFC1410 Developed at ESS TSC kernel driver MRF kernel driver Etherlab EtherCAT master driver PCIe PCIe EtherCAT

Software Project EPICS Environment EEE -> E3 Same concept as EEE (dynamic loading of shared libraries) but different implementation; E3 build system can accept external code “as it is”; Strict dependencies: integrator should specify which versions will be used in compilation and IOC startup. No automatic loading anymore; Standard set of EPICS extensions already supported: autosave, iocStats, recSync (Channel Finder). Standard template for a all these IOC services; procServ and systemd services used to run IOCs – currently under tests; EPICS 7: version 7.0.1.1 already supported in E3. The new “qsrv” engine directly maps the DBR types (used in EPICS 3 database files) to new Normative Types; For more complex data structures – structured PVs – changes on database files are needed; BI requested a standard template of structured data for the waveforms acquired in digitizers systems: to be done;

Summary Introduction; Prototype tests in Japan; Hardware project; Software project; Machine Protection interface; Conclusion;

Machine Protection Interface Fast Beam Interlock System (FBIS) Interface: Data process on the FPGA should trigger interlock functions; How to do this? FFT? Integrator? Envelope detection? Bad condition should be detected within 10 µsec? Signals are divided in different digitizer cards. AMC-to-AMC backplane communication needed – avoid CPU; Support for FMC-PICO for IOxOS FPGA design kit should be relatively simple. Currently under development by in-kind partner (Lodz); FBIS interface under development: MTCA RTM – to be available in September-19; IFC1410 AMC Carrier FBIS RTM FBIS SCU FPGA

Summary Introduction; Prototype tests in Japan; Hardware project; Software project; Machine Protection interface; Conclusion;

Evaluation of the requirements Current design evaluation Depends on custom FPGA design to implement the measurement and interface to FBIS. Should be verified by extensive tests, but 10 microseconds is not a big challenge for a FPGA;

Evaluation of the requirements Current design evaluation Already verified with different IOCs configurations: Struck, AMC-PICO-8, IFC1410 – areaDetector or NDS3-based; FMC-PICO sampling rate is 1 MSPS. Waveforms for every pulse can respond at 14 Hz on EPICS level; IFC1410 has 2 banks of 512 Mbytes. Considering 8 channels @ 1 MSPS (32 bits per sample), we have room to store ~ 16 seconds continuously; Should be verified; Sampling at 1 MSPS gives us ~ 100 intrapulse samples. Averaging is allowed; Sampling at 1 MSPS gives us ~ 5 intrapulse samples. Averaging is allowed;

Conclusion Hardware project (based on IFC1410) still needs some firmware implementations. Integration of the FMC-PICO can be demonstrated until Jun-19; FBIS functionalities still at an early stage; Interlock conditions can be simulated and tested with current FPGA platforms. Vertical integrated tests with FBIS will need more time – not achievable in Jun-19; ICS should carry on performance tests with different CPU/AMC configurations to support the decision of how many crates will be used; Control system software (EPICS IOCs) design already tested in J-PARC; No major changes foreseen – areaDetector as main component; EPICS 7 IOC should be the goal – achievable by Jun-19;

Conclusion Obrigado!