Principles & Applications

Slides:



Advertisements
Similar presentations
Programming Logic Gate Functions in PLCs
Advertisements

Digital Circuits.
ECE 238L Computer Logic Design Spring 2010
1 Homework Reading –Tokheim, Section 5-10, 7-4 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
ECE 301 – Digital Electronics Minterm and Maxterm Expansions and Incompletely Specified Functions (Lecture #6) The slides included herein were taken from.
1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
Relationship Between Basic Operation of Boolean and Basic Logic Gate The basic construction of a logical circuit is gates Gate is an electronic circuit.
Chapter 4 Logic Gates and Boolean Algebra. Introduction Logic gates are the actual physical implementations of the logical operators. These gates form.
Combinational Logic Circuits Reference: M. Mano, C. Kime, “Logic and Computer Design Fundamentals”, Chapter 2 Dr. Costas Kyriacou and Dr. Konstantinos.
ENGG 1203 Tutorial Combinational Logic (I) 1 Feb Learning Objectives
Logic Design A Review. Binary numbers Binary numbers to decimal  Binary 2 decimal  Decimal 2 binary.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.
ACOE1611 Combinational Logic Circuits Reference: M. Mano, C. Kime, “Logic and Computer Design Fundamentals”, Chapter 2.
CH51 Chapter 5 Combinational Logic By Taweesak Reungpeerakul.
Chap 2. Combinational Logic Circuits
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd Chapter 5 © 2008 Pearson Education.
CHAPTER 1 SETS, FUNCTIONs, ELEMENTARY LOGIC & BOOLEAN ALGEBRAs
1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.
Logic Gates Digital Electronics.
1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
Karnaugh Maps (K-Maps)
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
Circuits & Boolean Expressions. A ABC BC ABC C B A Example # 1: Boolean Expression: Develop a Boolean expression from a circuit.
BOOLEAN ALGEBRA LOGIC GATES. Introduction British mathematician George Boole( ) was successful in finding the link between logic and mathematics.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. De Morgan’s Theorem De Morgan’s Theorem.
DE MORGAN’S THEOREM. De Morgan’s Theorem De Morgan’s Theorem.
©2008 The McGraw-Hill Companies, Inc. All rights reserved. Digital Electronics Principles & Applications Seventh Edition Chapter 4 Using Logic Gates Roger.
Logic Gates, Boolean Algebra and Karnaugh Maps. Challenge! By the end of todays session can you complete the following?
ACOE161Digital Circuit Design1 Design Of Combinational Logic Circuits.
1 EENG 2710 Chapter 3 Simplification of Switching Functions.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC:K-Map. K-Map (1)  Karnaugh Map provides a systematic method for simplifying Boolean expressions and may produce.
Digital Logic Design. Truth Table  Logic Circuit 1. Start with truth table 2. When your output is a 1, figure out the combination of inputs, ANDs, and.
Digital Logic.
Homework Reading Machine Projects Labs
Logic Gates and Boolean Algebra
De Morgan’s Theorem,.
Combinational Logic Circuits
ECE 2110: Introduction to Digital Systems
Logic Gates, Boolean Algebra and Karnaugh Maps
Logic Gates.
CHAPTER 1 : INTRODUCTION
Digital Logic.
Princess Sumaya University
CHAPTER 3 SETS AND BOOLEAN ALGEBRA
Boolean Expressions Lecture No. 10.
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
Principles & Applications
Circuits & Boolean Expressions
Digital Logic and Design
Karnaugh Maps (K-Maps)
BASIC & COMBINATIONAL LOGIC CIRCUIT
Combinational Logic Design Process
Digital Logic & Design Dr. Waseem Ikram Lecture 13.
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
Logic Gates.
Homework Reading Tokheim, Section 5-10, 7-4.
KS4 Electricity – Electronic systems
ECB2212-Digital Electronics K-Map
Logic Gates By Dr.Mazin Alzewary
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Analysis of Logic Circuits Example 1
Analysis of Logic Circuits Example 1
Laws & Rules of Boolean Algebra
Karnaugh Map Method By: Asst Lec. Besma Nazar Nadhem
Circuits & Boolean Expressions
Computer Architecture
Presentation transcript:

Principles & Applications Digital Electronics Principles & Applications Fifth Edition Roger L. Tokheim Chapter 4 Using Logic Gates ©1999 Glencoe/McGraw-Hill

Chapter 4 Preview Logic Circuit from a Boolean expression Minterm and maxterm Boolean expressions Boolean expression from a truth table Truth table from a Boolean expression Simplifying Boolean expressions Karnaugh mapping NAND logic Data selectors and their use Solving logic problems with data selectors

“TOOLS OF THE TRADE” FOR SOLVING LOGIC PROBLEMS Gate symbols Truth tables Boolean expressions Combinational logic circuits: AND-OR pattern of gates OR-AND pattern of gates

LOGIC CIRCUIT FROM BOOLEAN EXPRESSION Example: Draw the AND-OR logic diagram for the Boolean expression: AB + CD = Y Step 1: OR AB with CD Step 2: Add top AND gate Step 3: Add bottom AND gate

TEST Draw the OR-AND logic diagram for the Boolean expression: Step 1: (A+B) • (C+D) = Y Step 1: Step 2: Step 3:

BOOLEAN EXPRESSIONS Sum-of-products form: Product-of-sums form: A • B + C • D = Y Also called the minterm form Product-of-sums form: (A + B) • (C + D) = Y Also called the maxterm form

BOOLEAN EXPRESSION FROM TRUTH TABLE Write the Boolean expression that describes the logic in this truth table. Truth Table Input Output ABC Y 0 0 0 0 0 0 1 0 0 1 0 1 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 Step 1 - Focus only on the truth table lines with outputs of 1. Step 2 - AND the inputs for these two lines and logically OR the ANDed groups. A • B • C A • B • C = Y + Minterm Boolean expression: A B C A B C = Y +

TEST Truth Table Input Output ABC Y 0 0 0 1 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 Write the Boolean expression that describes the logic in this truth table. A • B • C A • B • C = Y + Minterm Boolean expression: A B C A B C = Y +

TRUTH TABLE FROM BOOLEAN EXPRESSIONS Fill in a truth table from a minterm Boolean Expression Minterm Boolean expression: A•B•C = Y + Truth Table Input Output ABC Y 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 Step 1 - Place three 1s in output column. 1 Step 2 - Place five 0s in blanks in output column of truth table. 1 1

TRUTH TABLE FROM BOOLEAN EXPRESSIONS Fill in a truth table from a minterm Boolean Expression Minterm Boolean expression: = Y A • B A • B • C + Truth Table Input Output ABC Y 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 Step 1 - Place single 1 output column for term with three variables. 1 Step 2 - Place two 1s in output column for term with two variables. Step 3 - Fill in 0s. 1

This line is not to be considered in the loop. SIMPLIFYING BOOLEAN EXPRESSIONS Truth Table Input Output ABC Y 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 Unsimplified Boolean Expression A•B•C = Y + 1 This line is not to be considered in the loop. This line is not to be considered in the loop. This line is not to be considered in the loop. This line is not to be considered in the loop. Simplified Expression: A•B A•C = Y + RULE: Eliminate term within loop that contains a term and its complement.

SIMPLIFY BOOLEAN EXPRESSION (Karnaugh map method) Unsimplified Boolean expression (3 variables): A•B•C = Y + _ C C Step 1 - Plot 1s C _ _ A B 1 1 Step 2 - Loop groups _ A B Step 3 - Eliminate variables 1 Step 4 - Form simplified minterm expression A B _ A B 1 B C B C A C + A B = Y Simplified Expression:

Simplify Boolean Expression TEST Simplify Boolean Expression (Karnaugh map method) Unsimplified Boolean expression (4 variables): ABCD = Y + Step 1 - Plot 1s _ _ _ C D C D _ C D C D Step 2 - Loop groups _ _ A B 1 1 Step 3 - Eliminate variables _ A B Step 4 - Form simplified minterm expression A B 1 _ A B 1 B D B D ABC ACD Simplified Expression: + = Y

DEVELOPING A NAND LOGIC DIAGRAM Minterm expression: AB + AB = Y Step 1: Draw AND-OR logic diagram from minterm expression. Step 2: Substitute NAND gates for each inverter, AND, and OR gate. NOTE: Both logic diagrams will generate the same truth table.

1-OF-8 DATA SELECTOR Logic Symbol: Data Inputs Data Selector 1 2 3 4 5 1 2 3 4 5 6 7 C B A W Data Inputs Output Data Select Inputs

TEST ? What is the output from the data selector? 1-of-8 Data Selector 1 2 Data Inputs 1 3 LOW HIGH LOW HIGHH 4 W ? 1 5 1 6 7 C B A Data Select Inputs: 1 1 1 1 0 1 0 0 1 0 0 0

TEST ? 1-of-8 Data Selector HIGH HIGH LOW 1 1 0 0 0 1 0 1 1 Use the data selector to perform the logic described in the truth table Truth Table C B A Y 1-of-8 Data Selector 0 0 0 1 1 0 0 1 0 1 0 1 0 0 2 0 1 1 1 1 3 HIGH HIGH LOW 1 0 0 0 4 W ? 1 0 1 1 1 5 1 1 0 1 1 6 1 1 1 0 7 C B A 1 1 0 0 0 1 0 1 1