ECE2030 HW-6.

Slides:

Advertisements

Similar presentations

1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.

Advertisements

CDA 3100 Recitation Week 10.

Logic Circuits Design presented by Amr Al-Awamry

Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.

Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,

Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.

Speical purpose Encoders/Comparators

1 Tutorial: ITI1100 Dewan Tanvir Ahmed SITE, UofO.

ECE 2372 Modern Digital System Design Section 4.4 Mutiplexers - Demultiplexers 1.

1 CS 140 Lecture 12 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego.

CS 140 Lecture 11 Professor CK Cheng 5/09/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,

CS 300 – Lecture 3 Intro to Computer Architecture / Assembly Language Digital Design II.

Communicating With Devices Interrupts Lecture 10.4 Section 10.6.

CS 140 Lecture 12 Professor CK Cheng 11/07/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,

Combinatorial Logic Design Process. Example: Three 1s pattern detector Detect whether a pattern of at least three adjacent 1s occurs anywhere in an 8-bit.

Combinational Comparators

Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.

Example of a Combinatorial Circuit: A Multiplexer (MUX)

 Combinational circuit that selects binary information from one of many input lines and directs information to a single output line.

Combinational Logic Chapter 4.

9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.

ITEC 352 Lecture 5 Low level components(3). Low level components Review Multiplexers Demultiplexer Minterm/Maxterm Karnaugh Map.

1 Digital Logic Design Week 7 Decoders, encoders and multiplexers.

Computer Organization & Programming Chapter4 Combinatorial Components.

WEEK #9 FUNCTIONS OF COMBINATIONAL LOGIC (DECODERS & MUX EXPANSION)

9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.

Combinational Design, Part 3: Functional Blocks

Mux 2.1 Multiplexers and De-Multiplexers 2: ©Paul Godin Updated November 2007.

Logical Circuit Design Week 6,7: Logic Design of Combinational Circuits Mentor Hamiti, MSc Office ,

Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP

EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 12: Multiplexers, Decoders, Encoders, Shift.

Decoders, Encoders, Multiplexers

Chapter 6 Know commonly used combinational subcircuits –Multiplexers –Decoders –Encoders Know VHDL constructs used to define combinational circuits.

Multiplexers and De-Multiplexers 1

CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.

Multiplexers and De-Multiplexers

Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.

ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 3 -Part 2 Tom Kaminski & Charles.

SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 4 -Part 1.

Company LOGO Edit your slogan here DKT 122/3 DIGITAL SYSTEM 1 WEEK #8 FUNCTIONS OF COMBINATIONAL LOGIC (ENCODER & DECODER, MUX & DEMUX)

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.

Digital Design Lecture 8 Combinatorial Logic (Continued)

Multiplexers & Decoders By: Jason Pitts CS 147 Spring 2010.

A multiplexer (MUX) selects one data line from two or more input lines and routes data from the selected line to the output. The particular data line that.

CSE 140 Lecture 12 Combinational Standard Modules CK Cheng CSE Dept. UC San Diego 1.

CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.

Presented by A. Maleki Fall Semester, 2010

Instructor: Alexander Stoytchev

EKT 124 MUX AND DEMUX.

CS221: Digital Logic Design Combinational Circuits 3

CSE 140 Lecture 12 Combinational Standard Modules

Combinational Circuits

Multiplexers and Demultiplexers,

Part 4 Combinational Logic.

Combinational Logic Circuits

What is a Multiplexer (MUX)?

Combinational Circuit Design

The Multiplexer Multi what?

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.

CSE 140 Lecture 12 Combinational Standard Modules

EET107/3 DIGITAL ELECTRONICS 1

COE 202: Digital Logic Design Combinational Circuits Part 3

Multiplexers Anindya IE CSE.

Electronics for Physicists

Adder, Subtructer, Encoder, Decoder, Multiplexer, Demultiplexer

Instructor: Alexander Stoytchev

Example of a Combinatorial Circuit: A Multiplexer (MUX)

Presentation transcript:

ECE2030 HW-6

Combinatorial Logic - Name the building block that will do the following. a. A 4-bit number (0-15) input selects one of 16 other inputs to appear at the single output. Multiplexer (Mux) b. A 4-bit number (0-15) input causes only one of 16 outputs to be true or "1" Decoder c. A 4-bit number (0-15) input causes only one of 16 outputs to be equal to another input. Demultiplexer (Demux) d. Sixteen inputs are labeled 0 to 15. The two-bit output is the binary number of the lowest-numbered input that in true (two words). Encoder

Bit Shifters and Rotators

1 Data Clock Q D Q C