A Time-Digital Converter (TDC)

Slides:

Advertisements

Similar presentations

TDC130: High performance Time to Digital Converter in 130 nm

Advertisements

ELECTRONIC GUIDING CANE FINAL PRESENTATION Students : David Eyal Tayar Yosi Instructor : Miki Itzkovitz Technion – Israel Institute Of Technology Electrical.

Digital to Analog and Analog to Digital Conversion

A/D Conversion and Interfacing Physics 270. Voltmeters.

RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.

DEVELOPMENT OF A READOUT SYSTEM FOR LARGE SCALE TIME OF FLIGHT SYSTEMS WITH PICOSECOND RESOLUTION Considerations and designs for a system of tdc’s with.

Molly, Gwyn, Sam, and Eric.  Fixed temperature sensor circuit- it works!  Successfully soldered a surface mount current sensor and tested it on a breadboard.

Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.

Multichannel Analyzer (MCA) Raphael Cherney Dan Elg Sam Sun Chen Wang.

Building a Typical Electronic Project in Senior Design Peter Wihl (former Guest Lecturer)

Presentation Topic 4 Way Traffic Lights.

Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.

MiniBoone Detector: Digitization at Feed Through Student: John Odeghe ; SC State, Fermi Lab Intern Supervisor: JinYuan Wu; Fermi Lab 1.

SIGMA-DELTA ADC SD16_A Sigma-Delta ADC Shruthi Sujendra.

Digital Electronics and Computer Interfacing

Beam phase and intensity measurement Grzegorz Kasprowicz Richard Jacobsson.

AUP2G57 configured as flip flop Dual Configurable Logic Design Contest.

A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.

HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.

Charge Measurement Using Commercial Devices Jinyuan Wu, Zonghan Shi For CKM Collaboration. Jan

Meteor Receiver Andrew Thoni Charlie Hunter Greg Watkins Nick Nicholson Will Marshall.

©F.M. Rietti Components Fundamentals. ©F.M. Rietti LM-18 Computer Science SSI Embedded Systems I 2 Active Components (cont) Comparator –if V2 > V1 the.

A sequential logic circuit (a.k.a. state machine) consists of both combinational logic circuit(s) and memory devices (flip flops). The combinational circuits.

18240 Element two - Components INPUTS OUTPUTS PURPOSE TYPICAL USE.

Task List  Group management plan  Background studies  Link budget: optical/electrical  Build, test learning Rx board  Order components for transceiver.

Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flipflop is capable of storing one bit of information.

Digital Frequency Meter By : Parcha Amit.K Roll No: 2K13E21 Department of electronics University of pune.

A Time-To-Digital Converter (TDC) Harley Cumming Lisa Kotowski 1.

Sequential Logic Circuit Design Eng.Maha Alqubali.

Digitization at Feed Through R&D (2) Digitizer Performance Evaluation Student: John Odeghe ; SC State, Fermi Lab Intern Supervisor: JinYuan Wu; Fermi Lab.

Digitization at Feed Through Wu, Jinyuan Fermilab Feb

Nail Coil Gun ECE 445 Project: 20 Group: Andria Young, Seth Hartman TA: Ryan May.

The wireless charge will convert the RF signal at 900MHz frequencies into a DC signal,and then store the power into a mobile battery.

 13 Readout Electronics A First Look 28-Jan-2004.

- TMS - Temperature Monitoring System in Topix Olave Jonhatan INFN section of Turin and Politecnico P PANDA Collaboration Meeting December 9 th

Application Case Study Christmas Lights Controller

RASH DRIVING WARNING SYSTEM FOR HIGHWAY POLICE

CHAPTER 16 SEQUENTIAL CIRCUIT DESIGN

LED notched fibre distributing system Calibration system for SiPM

End OF Column Circuits – Design Review

Development of T3Maps adapter boards

Dynamic Frequency Scaling using on-chip Thermal Sensors in ASAP7 7nm Predictive PDK Vaibhav Verma Mandi Das Wole Jaiyeoba.

A. F. Yanin, I. M. Dzaparova, E. A. Gorbacheva, A. N. Kurenya, V. B

& 13 transformers.

vXS fPGA-based Time to Digital Converter (vfTDC)

Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011

Dynamic Frequency Scaling using on-chip Thermal Sensors in ASAP7 7nm Predictive PDK Vaibhav Verma Mandi Das Wole Jaiyeoba.

CPU1 Block Specifications

Integrated Circuits for the INO

How Mobile Phone Jammer Works

Introduction Molecules: made up of atoms of individual elements.

Instructor: Alexander Stoytchev

Clock in Digital Systems

Registers and clocking issues

Principles & Applications

FIT Front End Electronics & Readout

Changed wiring of the 555 timer

Christophe Beigbeder PID meeting

Introduction to Electronics

A First Look J. Pilcher 12-Mar-2004

Semiconductor Contact Probe Aligner

Instructor: Alexander Stoytchev

Dynamic Frequency Scaling using on-chip Thermal Sensors in ASAP7 7nm Predictive PDK Vaibhav Verma Mandi Das Wole Jaiyeoba.

OCR 21st Century Science Unit P5 a and b Revision

Basic Electronics Part Two: Electronic Components.

Digital instrumentation – Unit 1

8.7 Gated Integration instrument description

Mark Bristow CENBD 452 Fall 2002

FPGA Tools Course Timing Analyzer

PCB Design Preeti Mulage 03/17/2010.

Presentation transcript:

A Time-Digital Converter (TDC) Harley Cumming Lisa Kotowski

Applications Time of Flight (High-Energy Physics) Mass Spectroscopy Medical Devices Laser Distance Meters (I.E. measuring the speed of light) Police Radar Guns Golf Range Finders

Theoretical Performance Measureable Time Scales: 100 ps 1 ns 10 ns 100 ns Minimize the delay times of each part (within reason of course)

Proposed Schematic 150MHz signal-drives FPGA Signal Generator-> “start” and “stop” pulses Run through a pair of BNC connectors to drive circuit Signal passes through (in order) 1 D-flipflop Voltage Ramp circuit (charges Capacitor) Stop Signal disables voltage ramp Secondary 3 D-flipflop (controlled by FPGA) 4 Voltage ramps Larger capacitor (charges slower)

D-flipflops

Input Voltage Ramp

Operating the TDC “start” and “stop” signals act as clock signal to the D-flipflops Drives the D-flip flops-> turn on voltage ramps Voltage ramps->charge capacitors Smallest cap. Attached to the input voltage ramp Capacitors take different times to charge: depending on the amount of charge on each capacitor a measurement of time can be made. -> FPGA counts/measures the signal

Timeline: (Before Next Thrusday) Finalize circuit design Order Parts/ Print board Receive parts/board in mail Solder the board Test the board Done!

Possible Challenges/Setback Time! Writing the FPGA firmware Order a PCB and all parts Solder all the parts to the board Might not be able to create a PCB Have a SMT breadboard as backup! Testing Might not work according to plan…

Questions?