The transaction problem.

Slides:



Advertisements
Similar presentations
L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.
Advertisements

1/14/11 -SP 11 Digital CapstonesCopyright Joanne DeGroat, ECE, OSU1 Project Descriptions For the digital orientated 682 projects.
L7 – Derivation of State Graphs and Tables – Moore Machines.
9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU1 Flip Flops Not a gymnastic movement.
L18 – VHDL for other counters and controllers. Other counters  More examples Gray Code counter Controlled counters  Up down counter  Ref: text Unit.
1/8/ L17 Resolved SiganlsCopyright Joanne DeGroat, ECE, OSU1 Resolved Signals What are resolved signals and how do they work. Resolution???
9/15/09 - L25 Registers & Load Enable Copyright Joanne DeGroat, ECE, OSU1 Registers & Load Enable.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.
IAY 0600 Digitaalsüsteemide disain Event-Driven Simulation Alexander Sudnitson Tallinn University of Technology.
L16 – Testbenches for state machines. VHDL Language Elements  More examples HDL coding of class examples Testbench for example  Testing of examples.
L26 – Datapath ALU implementation
1/8/ L23 Project Step 9 - Sequential Machine Copyright Joanne DeGroat, ECE, OSU1 Project Step 9 Beyond the ALU and Datapath. Sequential Machine.
L16 – VHDL for State Machines with binary encoding.
1/8/ L7 Project Step 3Copyright Joanne DeGroat, ECE, OSU1 Project Step 3 Structural Modeling and the Generate Statement.
1/8/ Extra CreditCopyright Joanne DeGroat, ECE, OSU1 PS3xcr Extra Credit Project Modification that can be done to the datapath.
1/8/ L16 Timing & Concurrency III Copyright Joanne DeGroat, ECE, OSU1 Timing & Concurrency III Delay Model foundations for simulation and.
9/15/09 - L19 Sequential CircuitsCopyright Joanne DeGroat, ECE, OSU1 Sequential Cirucits.
IAY 0600 Digital Systems Design Event-Driven Simulation VHDL Discussion Alexander Sudnitson Tallinn University of Technology.
1/8/ L11 Project Step 5Copyright Joanne DeGroat, ECE, OSU1 Project Step 7 Behavioral modeling of a dual ported register set.
Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU1 Midterm Exam Notes.
L5 – Sequential Circuit Design
IAY 0600 Digitaalsüsteemide disain
HDL simulation and Synthesis (Marks16)
Modification that can be done to the datapath.
Copyright Joanne DeGroat, ECE, OSU
IAY 0600 Digital Systems Design
Behavioral modeling of a dual ported register set.
Copyright Joanne DeGroat, ECE, OSU
Copyright Joanne DeGroat, ECE, OSU
Project Step 2 – A single bit slice of the ALU
Modification that can be done to the datapath.
L19 – Register Set.
The continuation of a grand tour of the language.
Copyright Joanne DeGroat, ECE, OSU
MicroBaby Datapath.
Copyright Joanne DeGroat, ECE, OSU
Project Step 1 Due – see webpage
L21 – Register Set.
L25 – Datapath ALU.
MicroBaby Datapath.
Copyright Joanne DeGroat, ECE, OSU
L22 – Register Set Debugging
Design Specification Document
Step 2 in behavioral modeling. Use of procedures.
How do you achieve deterministic concurrent simulation.
Timing & Concurrency II
Copyright Joanne DeGroat, ECE, OSU
L11 – Midterm Review.
Beyond the ALU and Datapath. Sequential Machine Modeling exercise.
IEEE Floating Point Adder Verification
Copyright Joanne DeGroat, ECE, OSU
Behavioral modeling of a dual ported register set.
L7s Multiple Output example
L11 – State Machine Analysis
Structural Modeling and the Generate Statement
Project Step 2 – A single bit slice of the ALU
Copyright Joanne DeGroat, ECE, OSU
A floating point multiplier behavior model.
The continuation of a grand tour of the language.
Copyright Joanne DeGroat, ECE, OSU
Timing & Concurrency II
Step 2 in behavioral modeling. Use of procedures.
L4 – An overview of Quartis
Timing & Concurrency II
L25 – Final Review AU 15 Final Exam – Classroom – Journalism 300
Copyright Joanne DeGroat, ECE, OSU
Beyond the ALU and Datapath. Sequential Machine Modeling exercise.
Copyright Joanne DeGroat, ECE, OSU
Project Step 2 – A single bit slice of the ALU
Structural Modeling and the Generate Statement
Presentation transcript:

The transaction problem. AU 2013 HDL Exam review The transaction problem. 1/8/2007 - L11 Project Step 5 Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU Initial values This is the default value unless it is explicitly set at time 0. Initial values on signal/signal drivers X – explicitly set to ‘0’ Y – resolved signal – driver p2 – ‘U’ – driver p3 ‘U’ Y – resolved value (value user sees) – ‘U’ 1/8/2007 - L11 Project Step 5 Copyright 2006 - Joanne DeGroat, ECE, OSU

Value after initialization During initialization each process runs until it suspends. p1 will run and a transaction x(‘1’,10ns, 10ns) p2 will run and immediate suspends until x=‘1’ This will occur at 10ns when the transaction above posts p3 will run, generate the transaction y-p3(‘Z’, d ns, d ns), and then suspend until 8 ns. There are no transactions to post so the values are the same as initial values. 1/8/2007 - L11 Project Step 5 Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU Advance time The next time at which something occurs is +1 d ns when the p3 driver of y has a transaction posting the value ‘Z’. For the signal y, resolution of a ‘Z’ and a ‘U’ results in a ‘U’. Nothing else changes. 1/8/2007 - L11 Project Step 5 Copyright 2006 - Joanne DeGroat, ECE, OSU

Advance time – p3 resumes At 8 ns p3 resumes. A transaction of y-p3 (‘0’,8 ns, d ,8ns+ d ) is generated. Process then suspend until 15 ns. 1/8/2007 - L11 Project Step 5 Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU At 8 ns + d have Post value and have the following 1/8/2007 - L11 Project Step 5 Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU Advance time till 10ns At 10 ns transaction on X posts Causes p1 to rerun and generate x(‘0’,10,20) Also, x is now ‘1’ so p2 is run and generate a transaction y-p2(‘1’, d,10+ d). P2 then suspends until x = ‘0’ which occurs at 20 ns. 1/8/2007 - L11 Project Step 5 Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU At 10 + d Transaction on p2 of y posts Y-p2 now have value ‘1’ and resolved value is ‘X’ 1/8/2007 - L11 Project Step 5 Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU OR This method can be followed but is error prone. 1/8/2007 - L11 Project Step 5 Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU OR A possible better method  1/8/2007 - L11 Project Step 5 Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU Another Approach Work out each signal and build final result p1: x <= NOT x AFTER 10 ns; During initialization– tx x(‘1’,0ns,10ns,10ns) At 10 post ‘1’ – gen tx (‘0’,10ns,10ns,20ns) At 20 post ‘0’ – gen tx (‘1’,20ns,10ns,30ns) At 30 post ‘1’ – gen tx (‘0’,30ns,10ns,40ns) 1/8/2007 - L11 Project Step 5 Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU And do waveform for X It looks like 1/8/2007 - L11 Project Step 5 Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU Next do the p3 driver of y This driver is only dependent on time. At init tx y-p3(‘Z’,0,d,d) - sus til 8ns At d post tx and at 0+1d y-p3 driver – ‘Z’ Res at 8ns - tx y-p3(‘0’,8,d,8+1d) - sus til 15ns At 8+1d post tx and at 8+1d y-p3 driver – ‘0’ Res at 15ns - tx y-p3(‘Z’,15,d,15+1d) - sus til 23ns At 15+1d post tx and at 15+1d y-p3 driver – ‘Z’ Res at 23ns - tx y-p3(‘0’,23,d,23+1d) - sus til 30ns At 23+1d post tx and at 23+1d y-p3 driver – ‘0’ Res at 30ns - tx y-p3(‘Z’,30,d,30+1d) - sus til 38ns At 30+1d post tx and at 30+1d y-p3 driver – ‘Z’ 1/8/2007 - L11 Project Step 5 Copyright 2006 - Joanne DeGroat, ECE, OSU

Waveform when y-p3 added The p3 driver of y 1/8/2007 - L11 Project Step 5 Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU Now do the p2 driver of y Initialaztion – process suspends – y init val ‘U’ At x=‘1’(10ns) resumes, generates tx y-p2(‘1’,10,d,10+1d) then sus til x=‘0’ At 10+1d post – p2 driver of y – ‘1’ At x=‘0’(20ns) resumes- tx y-p2(‘H’,20,d,20+1d) and tx y-p2(‘Z’,20,5,25) then sus til x=‘1’ At 20+1d post – p2 driver of y – ‘H’ At 25 post – p2 driver of y – ‘Z’ A x=‘1’ (30ns) resumes, generates tx y-p2(‘1’,30,d,30+1d) then sus til x=‘0’ 1/8/2007 - L11 Project Step 5 Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU Waveform Now including p2 driver of y 1/8/2007 - L11 Project Step 5 Copyright 2006 - Joanne DeGroat, ECE, OSU

Generate resolved value Can use the driver values to generate the resolved signal y 1/8/2007 - L11 Project Step 5 Copyright 2006 - Joanne DeGroat, ECE, OSU