Multi Chip Module (MCM) The ALICE Silicon Pixel Detector (SPD)

Slides:



Advertisements
Similar presentations
Hybrid pixel: pilot and bus K. Tanida (RIKEN) 06/09/03 Si upgrade workshop Outline Overview on ALICE pilot and bus Requirements Pilot options Bus options.
Advertisements

Peter Chochula CERN-ALICE ALICE DCS Workshop, CERN September 16, 2002 DCS – Frontend Monitoring and Control.
Roma, P. Camarri DAQ & on-line monitoring at X5 (G. Aielli, P. Camarri) DAQ realization and performance for RPC tests at X5-GIF. Adds and changes.
HLT Collaboration; High Level Trigger HLT PRR Computer Architecture Volker Lindenstruth Kirchhoff Institute for Physics Chair of Computer.
1 MTD Readout Electronics J. Schambach University of Texas Hefei, March 2011.
The first testing of the CERC and PCB Version II with cosmic rays Catherine Fry Imperial College London CALICE Meeting, CERN 28 th – 29 th June 2004 Prototype.
RECFA meeting, Bratislava, 1 October 2004L. Šándor, IEP SAS, Košice 1 Building ALICE for heavy-ion physics at LHC Ladislav Šándor Slovak Academy of Science.
The ALICE Silicon Pixel Detector Gianfranco Segato Dipartimento di Fisica Università di Padova and INFN for the ALICE Collaboration A barrel of two layers.
20/10/2008A. Alici - ALICE TOF Festival1 Electronics and data acquisition of the ALICE TOF detector A.Alici University and INFN, Bologna.
11/01/2006Wilco Vink / Martin van Beuzekom / L. Wiggers L0 ECS Workshop Pile-Up System.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
Pixel hybrid status & issues Outline Pixel hybrid overview ALICE1 readout chip Readout options at PHENIX Other issues Plans and activities K. Tanida (RIKEN)
Frontend of PHENIX Si pixel K. Tanida (RIKEN) FEM/DAQ meeting for PHENIX upgrade (10/24/02) Outline Overview of PHENIX Si pixel detector ALICE1 chip readout.
June 3, 2005H Themann SUSB Physics & Astronomy 1 Phenix Silicon Pixel FEM S. Abeytunge C. Pancake E. Shafto H. Themann.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.
Michal Szelezniak – LBL-IPHC meeting – May 2007 Prototype HFT readout system Telescope prototype based on three Mimostar2 chips.
The ALICE Forward Multiplicity Detector Kristján Gulbrandsen Niels Bohr Institute for the ALICE Collaboration.
1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.
Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.
JUNE 5-8,2000PIXEL20001 PIXEL2000, June 5-8, 2000 FRANCO MEDDI CERN-ALICE / University of Rome & INFN, Italy For the ALICE Collaboration.
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
Sept. 7, 2004Silicon VTX Workshop - Brookhaven National Laboratory, Long Island, New York Prototype Design of the Front End Module (FEM) for the Silicon.
26/11/02CROP meeting-Nicolas Dumont Dayot 1 CROP (Crate Read Out Processor)  Specifications.  Topology.  Error detection-correction.  Treatment (ECAL/HCAL.
JRA-1 Meeting, Jan 25th 2007 A. Cotta Ramusino, INFN Ferrara 1 EUDRB: A VME-64x based DAQ card for MAPS sensors. STATUS REPORT.
STAR Pixel Detector readout prototyping status. LBNL-IPHC-06/ LG22 Talk Outline Quick review of requirements and system design Status at last meeting.
TPC electronics Status, Plans, Needs Marcus Larwill April
Pixel Atsushi Taketani RIKEN RIKEN Brookhaven Research Center 1.Overview of Pixel subsystem 2.Test beam 3.Each Components 4.Schedule 5.Summary.
.1PXL READOUT STAR PXL READOUT requirement and one solution Xiangming Sun.
The Silicon Pixel Detector (SPD) is part of the Inner Tracking System (ITS) of the ALICE experiment. ALICE is designed to study the properties of strongly.
The ALICE Silicon Pixel Detector Control system and Online Calibration tools Ivan Amos Calì (a,b) On behalf of the SPD Project in.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
DAQ 1000 Tonko Ljubicic, Mike LeVine, Bob Scheetz, John Hammond, Danny Padrazo, Fred Bieser, Jeff Landgraf.
FPGA based signal processing for the LHCb Vertex detector and Silicon Tracker Guido Haefeli EPFL, Lausanne Vertex 2005 November 7-11, 2005 Chuzenji Lake,
The ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments 13 – 17 September 2004, BOSTON, USA Carmen González Gutierrez.
Sergio Vergara Limon, Guy Fest, September Electronics for High Energy Physics Experiments.
Mu3e Data Acquisition Ideas Dirk Wiedner July /5/20121Dirk Wiedner Mu3e meeting Zurich.
Scalable Readout System Data Acquisition using LabVIEW Riccardo de Asmundis INFN Napoli [Certified LabVIEW Developer]
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
Firmware development for the AM Board
Work on Muon System TDR - in progress Word -> Latex ?
IAPP - FTK workshop – Pisa march, 2013
The STAR Heavy Flavor Tracker PXL detector readout electronics
Readout System of the CMS Pixel Detector
Iwaki System Readout Board User’s Guide
Experience with DAQ for ATLAS SCT
TELL1 A common data acquisition board for LHCb
Silicon Pixel Detector for the PHENIX experiment at the BNL RHIC
The Train Builder Data Acquisition System for the European-XFEL
Status of the Front-End Electronics and DCS for PHOS and TPC
L0 processor for NA62 Marian Krivda 1) , Cristina Lazzeroni 1) , Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava,
Vertex 2005 November 7-11, 2005 Chuzenji Lake, Nikko, Japan
Alexandre Rachevski, Francesco Prino
Roberto Dinapoli CERN-CEM II,Montpellier For the ALICE Collaboration
PCI BASED READ-OUT RECEIVER CARD IN THE ALICE DAQ SYSTEM
VELO readout On detector electronics Off detector electronics to DAQ
TPC electronics Atsushi Taketani
M. Krivda for the ALICE trigger project, University of Birmingham, UK
LHCb Trigger, Online and related Electronics
The CMS Tracking Readout and Front End Driver Testing
New DCM, FEMDCM DCM jobs DCM upgrade path
TPC Electronics Meeting, 13/01/05 Carmen González Gutiérrez
The LHCb Front-end Electronics System Status and Future Development
Data Concentrator Card and Test System for the CMS ECAL Readout
TELL1 A common data acquisition board for LHCb
FED Design and EMU-to-DAQ Test
Preliminary design of the behavior level model of the chip
Presentation transcript:

Multi Chip Module (MCM) The ALICE Silicon Pixel Detector (SPD) The ALICE SPD readout electronics Multi Chip Module (MCM) The ALICE SPD on-detector readout electronics (MCM) reads data from 10 pixel chips and stores binary hit information in a delay line during the L1 decision time. In case of a positive L1 decision the hit is stored in one out of four multi-event buffers where the data wait for the L2 decision to be read out or discarded. The ALICE Silicon Pixel Detector (SPD) ANALOG PILOT chip DIGITAL GOL RX40 Optical transceiver Router The ALICE SPD off-detector readout electronics (Router) controls, configures and reads out the detector via bidirectional optical links. The front-end data streams from the 120 half-staves are processed in 20 readout modules (Router), housed in the control room, based on FPGAs, each carrying three 2-channel link receiver daughter cards. On the link receiver the pixel data stream from the detector is de-serialized, checked for format errors and stored in a FIFO buffer before being zero suppressed, encoded, re-formatted and written to a dual port memory. After reception of the positive L2 decision, the Router starts to check the event ready flag in the status register of the link receivers. When the event ready flag appears the router processor reads the data from the link receiver dual port memory. The processed data are sent to the ALICE-DAQ system on the ALICE detector data link (DDL) for permanent storage. The SPD control, configuration and data monitoring are performed using the VME interface of the routers. The ALICE SPD constitutes the two innermost layers of the ALICE inner tracking system which contains 9.8x106 pixels organized in 120 detector modules called half staves. Each half stave consists of two detector elements (ladders) read out using a multi-chip module (MCM). HDMP 1034 FIFO (1K x 16-b) Zero suppress Encode + format Event description (1000 x 32-b) 1 read-out channel of the Router 81 920 bits Dual-port RAM (512K x 32-b) DDL in average 4 000 bits Central Trigger Proce-ssor BUSY L1-L2 resolver L1, L2 triggers L0 trigger L2 trigger L2 counter L1 counter (4 x L1) & !L2Y & L0 8 x (L1&L2) L1 trigger OR BUSY logic buffer Router processor DAQ BUSY Link Rx L1 L2 control + status bits VME interface DCS DAQ TTCrx chip ALICE Central Trigger Processor Ladder Each ladder is a linear array of 5 pixel readout chips bump bonded to a silicon sensor. SPD off detector electronics (20 Routers) ALICE DAQ The Routers interface the on-detector readout electronics, the trigger system, the data acquisition system and the detector control system. ALICE SPD installed inside ITS and TPC ALICE DCS in the control room M. Krivda for the ALICE SPD project, Institute of experimental physics, Košice, Slovakia