Forward Design by state transition table, and state graph

Slides:



Advertisements
Similar presentations
©2004 Brooks/Cole FIGURES FOR CHAPTER 12 REGISTERS AND COUNTERS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.
Advertisements

Synchronous Counters with SSI Gates
Lecture #24 Page 1 EE 367 – Logic Design Lecture #24 Agenda 1.State Machines Review Announcements 1.n/a.
State-machine structure (Mealy)
Register Transfer Level
1ASM Algorithmic State Machines (ASM) part 1. ASM2 Algorithmic State Machine (ASM) ‏ Our design methodologies do not scale well to real-world problems.
State Machine Design Procedure
Registers and Counters
CENG 241 Digital Design 1 Lecture 11
Analysis of Clocked Sequential Circuits
Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.
Computing Machinery Chapter 5: Sequential Circuits.
Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.
Unit 13 Analysis of Clocked Sequential Circuits Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
C.S. Choy1 SEQUENTIAL LOGIC A circuit’s output depends on its previous state (condition) in addition to its current inputs The state of the circuit is.
Sequential Circuit Introduction to Counter
Sequential logic and systems
Unit 12 Registers and Counters Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
Unit 12 Registers and Counters Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
©2004 Brooks/Cole FIGURES FOR CHAPTER 18 CIRCUITS FOR ARITHMETIC OPERATIONS Click the mouse to move to the next page. Use the ESC key to exit this chapter.
CSI-2111 Computer Architecture Ipage Sequential circuits, 2nd part v Objectives: To recognize and know to use the principal types of sequential.
Circuit, State Diagram, State Table
State Machines.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
CE1110: Digital Logic Design Sequential Circuits.
Module : FSM Topic : types of FSM. Two types of FSM The instant of transition from the present to the next can be completely controlled by a clock; additionally,
Computer Organization & Programming Chapter 5 Synchronous Components.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 Binary Counter.
Sequential logic circuits
CHAPTER 6 Sequential Circuits’ Analysis CHAPTER 6 Sequential Circuits’ Analysis Sichuan University Software College.
Counters Prepared by: Careene McCallum-Rodney. Introduction Counters uses a Toggle Flip Flops to count either UP or DOWN in binary. A toggle flip flop.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
Logic Design (CE1111 ) Lecture 6 (Chapter 6) Registers &Counters Prepared by Dr. Lamiaa Elshenawy 1.
5.3 Sequential Circuits - An Introduction to Informatics WMN Lab. Hey-Jin Lee.
Digital Design: With an Introduction to the Verilog HDL, 5e M. Morris Mano Michael D. Ciletti Copyright ©2013 by Pearson Education, Inc. All rights reserved.
Partitioning of a digital system.
Flip Flops.
CHAPTER 18 Circuits for Arithmetic Operations
Question 8.18 (page 397) Design a digital system that multiplies two unsigned binary numbers by the repeated addition method. For example, to multiply.
Sequential Logic Counters and Registers
Figure 12-13: Synchronous Binary Counter
FIGURE 5.1 Block diagram of sequential circuit
Sequential Circuit: Counter
Dr. Clincy Professor of CS
ECE 301 – Digital Electronics
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
Digital Principles and Design Algorithmic State Machines
Digital System Design Review.
CENG 241 Digital Design 1 Lecture 11
KU College of Engineering Elec 204: Digital Systems Design
Digital Logic & Design Dr. Waseem Ikram Lecture No. 34.
Lecture No. 24 Sequential Logic.
Recap D flip-flop based counter Flip-flop transition table
Digital Logic & Design Dr. Waseem Ikram Lecture No. 31.
Assignment 1.
Registers and Register Transfers
Instructor: Alexander Stoytchev
FIGURE 10.1 Rectangular‐shape graphic symbols for gates
Lecture 26 – Hardwired and Microprogrammed Control
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
MTE 202, Summer 2016 Digital Circuits Dr.-Ing. Saleh Hussin
Lecture No. 32 Sequential Logic.
DESIGN OF SEQUENTIAL CIRCUITS
REGISTER TRANSFER LEVEL (RTL) DESIGN Using ASM CHART
Digital Logic Department of CNET Chapter-6
Digital Logic Department of CNET Chapter-6
CHAPTER 18 Circuits for Arithmetic Operations
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Outline Registers Counters 5/11/2019.
Presentation transcript:

Forward Design by state transition table, and state graph

Characteristic table for 4 types of flip-flops

Excitation table for 4 types of flip-flops

Example 1: a sequential machine to detect a sequence of 1011 Design a sequential machine to detect a sequence of 1011. Using first a S-R flip flop, and then Toggle (T ) flip-flop.

1011 sequence detector

Design by state graph: Using a 4-bit multiplier as an example Using 4-bit multiplier as an example, 1101 X 1011 = ? 1101 X 1011 ------------------------------- where 1101: Multiplicand 1011: Multiplier

4-bit parallel multiplier: using one 4-bit adder, and one register with right shift function

The location of the bits in the register at each clock time The location of the bits in the register at each clock time. Using 1011 X 1101 as an example.

State Graph: Counter-based N-bit Multiplier

Counter-based 4-bit multiplier Using 1011 X 1101 as an example

Solution: page 1, using two D Flip-flops

Solution: page 2

Solution: page 3

From State Graph to SM chart design, using 1011 X 1101 as an example

State Graph: Counter-based N-bit Multiplier

State Graph: Counter-based N-bit Multiplier

4-bit Binary Multiplier Design by SM chart (State machine: SM) State graph SM chart

END