Sam Williams IRAM Summer Retreat 2000

Slides:



Advertisements
Similar presentations
Xtensa C and C++ Compiler Ding-Kai Chen
Advertisements

Final Presentation Part-A
Regression Methodology Einat Ravid. Regression Testing - Definition  The selective retesting of a hardware system that has been modified to ensure that.
Annoucements  Next labs 9 and 10 are paired for everyone. So don’t miss the lab.  There is a review session for the quiz on Monday, November 4, at 8:00.
Test-Driven Development and Refactoring CPSC 315 – Programming Studio.
D. Düllmann - IT/DB LCG - POOL Project1 POOL Release Plan for 2003 Dirk Düllmann LCG Application Area Meeting, 5 th March 2003.
1 CS294 Project VIRAM-1 Verification Retreat – Winter 2001 Sam Williams.
7/14/2000 Page 1 Design of the IRAM FPU Ioannis Mavroidis IRAM retreat July 12-14, 2000.
Test-Driven Development and Refactoring Project 3 Lecture 1 CPSC 315 – Programming Studio Fall 2009.
ECE Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.
Joe Gebis Computer Science Division University of California, Berkeley IRAM CAD Status and Plan.
VIRAM-1 Architecture Update and Status Christoforos E. Kozyrakis IRAM Retreat January 2000.
1 IRAM Testing / Verification Sam Williams UC Berkeley
1 Joe Meehean. 2 Testing is the process of executing a program with the intent of finding errors. -Glenford Myers.
VerificationTechniques for Macro Blocks (IP) Overview Inspection as Verification Adversarial Testing Testbench Design Timing Verification.
SUPERSCALAR EXECUTION. two-way superscalar The DLW-2 has two ALUs, so it’s able to execute two arithmetic instructions in parallel (hence the term two-way.
P51UST: Unix and Software Tools Unix and Software Tools (P51UST) Compilers, Interpreters and Debuggers Ruibin Bai (Room AB326) Division of Computer Science.
VERIFICATION OF I2C INTERFACE USING SPECMAN ELITE By H. Mugil Vannan Experts Mr. Rahul Hakhoo, Section Manager, CMG-MCD Mr. Umesh Srivastva, Project Leader.
© 2012 IBM Corporation Rational Insight | Back to Basis Series Chao Zhang Unit Testing.
Software Systems Verification and Validation Laboratory Assignment 3 Integration, System, Regression, Acceptance Testing Assignment date: Lab 3 Delivery.
สาขาวิชาเทคโนโลยี สารสนเทศ คณะเทคโนโลยีสารสนเทศ และการสื่อสาร.
Renesas Technology America Inc. 1 SKP8CMINI Tutorial 2 Creating A New Project Using HEW.
Software Project Planning Defining the Project Writing the Software Specification Planning the Development Stages Testing the Software.
The Macro Design Process The Issues 1. Overview of IP Design 2. Key Features 3. Planning and Specification 4. Macro Design and Verification 5. Soft Macro.
Unit Testing with JUnit and Clover Based on material from: Daniel Amyot JUnit Web site.
What is Testing? Testing is the process of finding errors in the system implementation. –The intent of testing is to find problems with the system.
1 Extending FPGA Verification Through The PLI Charles Howard Senior Research Engineer Southwest Research Institute San Antonio, Texas (210)
© 2005 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU HDL Co-Simulation.
Renesas Technology America Inc. 1 SKP8CMINI Tutorial 2 Creating A New Project Using HEW.
VHDL and Hardware Tools CS 184, Spring 4/6/5. Hardware Design for Architecture What goes into the hardware level of architecture design? Evaluate design.
The Instruction Set Architecture. Hardware – Software boundary Java Program C Program Ada Program Compiler Instruction Set Architecture Microcode Hardware.
FPGA-Based System Design Copyright  2004 Prentice Hall PTR Topics n Modeling with hardware description languages (HDLs).
Project Planning Defining the project Software specification Development stages Software testing.
Week 6 MondayTuesdayWednesdayThursdayFriday Testing III Reading due Group meetings Testing IVSection ZFR due ZFR demos Progress report due Readings out.
The Universal Machine (UM) Implementing the UM Noah Mendelsohn Tufts University Web:
Bootstrap Tutorial Overview Objective Learn how to use the bootstrap for configuring the system. Requirements Installed Version of.
Software Testing and Quality Assurance Practical Considerations (1) 1.
Compilers: History and Context COMP Outline Compilers and languages Compilers and architectures – parallelism – memory hierarchies Other uses.
1 March 12, Testing William Cohen NCSU CSC 591W March 12, 2008.
SOFTWARE TESTING TRAINING TOOLS SUPPORT FOR SOFTWARE TESTING Chapter 6 immaculateres 1.
CSC 108H: Introduction to Computer Programming
Data Examination and Checking Programs--Requirements B. Carlson
Assembler, Compiler, MIPS simulator
14 Compilers, Interpreters and Debuggers
Regression Testing with its types
Testing of Heterogeneous Multi-Core Embedded Systems
SQL and SQL*Plus Interaction
UT-Assert Library Presented by Charles Zogby, NASA-GSFC
Topics Modeling with hardware description languages (HDLs).
Rough Schedule 1:30-2:15 IRAM overview 2:15-3:00 ISTORE overview break
SoCKs Flow: Here, There, and Back Again
VLSI Testing Lecture 6: Fault Simulation
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES
Applied Software Implementation & Testing
Selenium HP Web Test Tool Training
Topics Modeling with hardware description languages (HDLs).
Matlab as a Design Environment for Wireless ASIC Design
QGen and TQL-1 Qualification
Srinivas Aluri Jaimin Mehta
Integration Testing CS 4311
EECS150 Fall 2007 – Lab Lecture #4 Shah Bawany
Debugging EECS150 Fall Lab Lecture #4 Sarah Swisher
Lecture 9: Testbench and Division
Debugging EECS150 Fall Lab Lecture #4 Sarah Swisher
Chapter 9 Bootloader.
Hardware-less Testing for RAS Software
IEEE Floating Point Adder Verification
Lecture 4: Instruction Set Design/Pipelining
An ECSS-Q-ST-60-02C compliant
From Custom CPU to Hello World in 30 Minutes
Presentation transcript:

Sam Williams IRAM Summer Retreat 2000 IRAM Verification Sam Williams IRAM Summer Retreat 2000 7/1/2019

Tools Overview vsim-isa(,-sync)  vsim rand_gen / rand2sc verify (includes interface to all simulators, asm programs, random test generator, c interface for generating code/data, init/test operations, etc…) Tools from MIPS for running their test suites vsim-p is no longer used 7/1/2019

Verify Script Overview .test file format has the following sections: [init] – initialize any variable [code] – contains assembly language test [c] – contains c program whose output is appended to the assembly [test] – contains the registers/memory and values to compare against, included in FP compares is a tolerance [config] – high level script configuration verify can also run random regressions and generate n distinct fails sync simulation is necessary to ensure coherency in program code. only needs to be run once. .test .r .s vsim-isa RTL vsim-sync rand_gen, rand2sc Insert init, self-check, c, etc… pass / fail verify . 7/1/2019

Testsuites MIPS Core testsuite (150 tests, provided only a subset of the 60 modes, for a total of about 1600 test/mode combinations) FPU testsuite (also from MIPS) (another 150 tests, only 300 test/mode combinations) Vector testsuite (>500 tests, including tests for individual instructions, chaining, vld/vst hardware specifics, and complex operations. All self-checking) Random tests (take few seconds to generate, can run about 3000/day) 7/1/2019

Status All tests in the MIPS test suite have been run on the core they provided with their simulation environment, as well as cache and mmu tests All the vector tests have been run on the old isa simulator (1 outstanding fail). Can’t include FPU tests in regression until we get stuff from IBM 7/1/2019

Status (continued) New vsim, designed to suit or needs, was released last Friday. there are only a couple of tests from the testsuite which still fail. Some tests had to be modified once the simulator was fixed so that it matches hardware. Complete RTL is almost ready to be put together and simulated. 7/1/2019

Future Work Complete move to new vsim Add hooks to RTL for simulation Simulate RTL and netlist Evaluate and run coverage tool 7/1/2019