Gm/ID Design Approach.

Slides:



Advertisements
Similar presentations
CMOS Transistors. Outline Qualitative Description of CMOS Transistor g m /I D Design Biasing a transistor Using g m /I D Approach Design Using Cadence.
Advertisements

Design of RF CMOS Low Noise Amplifiers Using a Current Based MOSFET Model Virgínia Helena Varotto Baroncini Oscar da Costa Gouveia Filho.
Noise in BJT The objective is to determine, and for a bipolar transistor. The hybrid- model that includes the noise sources is shown below Fig 5-3 The.
Current Mirror.
Semiconductor Devices III Physics 355. Transistors in CPUs Moore’s Law (1965): the number of components in an integrated circuit will double every year;
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Differential Amplifiers.  What is a Differential Amplifier ? Some Definitions and Symbols  Differential-mode input voltage, v ID, is the voltage difference.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
1 Small-Signal Modeling Dr. David W. Graham West Virginia University Lane Department of Computer Science and Electrical Engineering © 2010 David W. Graham.
A NEW METHOD TO STABILIZE HIGH FREQUENCY HIGH GAIN CMOS LNA RF Communications Systems-on-chip Primavera 2007 Pierpaolo Passarelli.
HW (Also, use google scholar to find one or two well cited papers on symmetric models of MOSFET, and quickly study them.)
1 LECTURE 1: SMALL-SIGNAL HYBRID-Π EQUIVALENT CIRCUIT OF BIPOLAR TRANSISTOR (BJT) By: Syahrul Ashikin Azmi PPKSE.
Diode Circuit Analysis
Submitted by- RAMSHANKAR KUMAR S7,ECE, DOE,CUSAT Division of Electronics Engineering, SOE,CUSAT1.
MOSFET Basic FET Amplifiers The MOSFET Amplifier
Chapter 13 Small-Signal Modeling and Linear Amplification
Electronics The Fourteenth and Fifteenth Lecture
The Devices: MOS Transistor
LECTURE 1: BASIC BJT AMPLIFIER -AC ANALYSIS-
Electronics The Sixteenth and Seventh Lectures
Field Effect Transistors
Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
Noise Analysis of CMOS Readouot Ciruits
The JUNCTION FIELF EFFECT TRANSISTOR (JFET) n channel JFET
MOS Field-Effect Transistors (MOSFETs)
Electronics The Fifteenth and Sixteenth Lectures
Review for Final Exam MOSFET and BJT Basis of amplifiers
GOVERMENT ENGINEERING COLLEGE
ENEE 303 2nd Discussion.
Medical electronics II
ENEE 303 4th Discussion.
by Alexander Glavtchev
ANALOGUE ELECTRONICS I
Chapter 6 Field Effect Transistors (FETs)
Field effect Transistors: Operation, Circuit, Models, and Applications
Design: architecture selection plus biasing/sizing
CASCODE AMPLIFIER.
Last time Reviewed 4 devices in CMOS Transistors: main device
Subject Name: Microelectronics Circuits Subject Code: 10EC63
CMOS Devices PN junctions and diodes NMOS and PMOS transistors
CMOS Devices PN junctions and diodes NMOS and PMOS transistors
ترانزیستور MOSFET دکتر سعید شیری فصل چهارم از:
ECE 333 Linear Electronics
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
منبع: & کتابMICROELECTRONIC CIRCUITS 5/e Sedra/Smith
Lecture’s content Objectives BJT – Small Signal Amplifier
Transistors (MOSFETs)
Qualitative Discussion of MOS Transistors
Chapter 1 and 2 review CMOS Devices and models Fabrication process
Chapter 1 and 2 review CMOS Devices and models Fabrication process
CMOS Device Model Objective CMOS transistor models
MOSFET – Common-Source Amplifier
MOSFETs - An Introduction
Last time Analysis vs Design General tasks for analysis
The MOS Transistors, n-well
Types of Amplifiers Common source, input pairs, are transconductance
Common Source Amplifier
EMT 182 Analog Electronics I
Lecture’s content Objectives BJT – Small Signal Amplifier
Chapter 2 – Transistors – Part 2
Physics of Semi- conductor Devices
Lecture 20 OUTLINE The MOSFET (cont’d)
Anthony Li Alec Wasowicz
Lecture 20 OUTLINE The MOSFET (cont’d)
ELECTRONICS AND SOLID STATE DEVICES-II
Ideal Scaling of MOSFETs
Analysis of Single Stage Amplifiers
Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
Lecture 2 NMOS Technology VLSI, 2000
Chapter 15 Differential Amplifiers and Operational Amplifier Design
Presentation transcript:

gm/ID Design Approach

Transconductance As a voltage-controlled current source, a MOS transistor can be characterized by its transconductance: It is important to know that

What Happens to gm/ID when W and ID are doubled?

Small Signal Model for NMOS Transistor

gm/ID Design Optimization gm/ID Design Flow Specs Design Equations (Analytical) gm/Id Data Set (Emprical) The gmoverid design flow is a technique that allows engineers to size up transistors quickly and accurately without using complicated transistor models. It was published by Silveira and his colleagues back in 1996. A typical gmoverid design flow goes like this: You start with the specs. You express your specs in terms of a set of design equations, you then use query the gmoverid data base to obtain optimum W/L that satisfy the constraints. gm/ID Design Optimization (F. Silveira, JSSC, 1996.) W/L Ratios

Intuition gm gds gm/ID gm/gds 2gm 2gds gm/ID gm/gds 2gm 2gds gm/ID How does it work? This figures shows a transistor which has a transconductance (gm), a drain-to-source conductance (gds), and a current (I) when biased at a gate-to-source voltage (VGS) and a drain-to-source (VDS). If an identical device is connected in parallel so that both devices are biased at the same VGS and VDS, both devices have the the same gm, gds and the same ID. Since the devices are connected in parallel, they can be treated as one device with an aspect ratio of 2W=L. The effective transconductance over current ratio is gm/ID for both the merged device as well as the stand alone device because gm and ID are doubled. The drain-to-source transconductance is also doubled for the merged device. As a result, the intrinsic gain (gm/gds) is identical for both the stand alone device and the merged device. It can therefore be stated that as long as transistors are biased at the same gm/ID, they will have the same gm/gds. This observation is true for two small signal parameters whose ratio depend solely on the gm/ID and not on the width of a transistor. Once a transistor of a given width (W) is characterized over a range of gm/ID, the gm/ID based parameters can be generalized to a transistor of an arbitrary width. gm/ID methodology will hold as long as a parameter of interest scales with W. gm gds gm/ID gm/gds 2gm 2gds gm/ID gm/gds 2gm 2gds gm/ID gm/gds

Extended gm/ID Data Set gm/gds gm/gmbs ID/W Cgd/Cgg Cgs/Cgg ….more γ (thermal noise) fco (flicker noise) Distortion parameters (F. Silveira, JSSC, 1996.) What we have on this slide is a list of most commonly used gmoverid based parameters. gmovergds, for example, is the self-gain of a transistor. ID/W is the current density. The list goes on and on. How do we obtain the gmoverid data set? The gmoverid data set is not part of the standard design kit. You have to create it yourself by running DC simulation. You only have to generate the database once when you start a new design kit. We have shown in a previous paper that we can include additional parameters to enable gmoverid based noise simulation. We would like to add distortion parameters to enable nonlinear analysis. (Ou, 2011.)

Small Signal Model of NMOS

Design Example

Calculation (gm is determined)

gm/gds (50)

Current Density