Pingli Huang and Yun Chiu

Slides:



Advertisements
Similar presentations
D. Wei, Y. Huang, B. Garlepp and J. Hein
Advertisements

– 1 – Data ConvertersFlash ADCProfessor Y. Chiu EECT 7327Fall 2014 Flash ADC.
MB Page1Mihai Banu, July 2002 WCR #7 Nyquist rate ADC Main design motivation: Low Power Features: Pipeline arquitecture. Two interleaved ADCs with shared.
Mixed Signal Chip Design Lab Analog-to-Digital Converters Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania State.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
NSoC 3DG Paper & Progress Report
Introduction to Data Conversion
Bandpass Sigma-Delta Modulator Michael Vincent Brian McKinney ECEN5007.
Introduction to Analog-to-Digital Converters
Effective Bits. An ideal model of a digital waveform recorder OffsetGain Sampling Timebase oscillator Fs ADC Waveform Memory Address counter Compute Engine.
A few numbers. kT/C noise: limits the dynamic range Sampling capacitor: 60 fF (seen by the switch, post-layout) kT/C = sqrt( * 300K * 60fF)
Ph. Farthouat CERN ELEC 2002 ADC 1 Analog to Digital Conversion  Introduction  Main characteristics –Resolution –Dynamic range –Bandwidth –Conversion.
A 10 bit,100 MHz CMOS Analog- to-Digital Converter.
Computer Based Data Acquisition Basics. Outline Basics of data acquisition Analog to Digital Conversion –Quantization –Aliasing.
L. Gallin-Martel, D. Dzahini, F. Rarbi, O. Rossetto
Introduction to Adaptive Digital Filters Algorithms
Understanding ADC Specifications September Definition of Terms 000 Analogue Input Voltage Digital Output Code FS1/2.
Adopting Multi-Valued Logic for Reduced Pin-Count Testing Baohu Li, Bei Zhang and Vishwani Agrawal Auburn University, ECE Dept., Auburn, AL 36849, USA.
By Grégory Brillant Background calibration techniques for multistage pipelined ADCs with digital redundancy.
Data Acquisition Systems
University of Tehran 1 Interface Design Transforms Omid Fatemi.
Guohe Yin, U-Fat Chio, He-Gong Wei, Sai-Weng Sin,
Improvement of Accuracy in Pipelined ADC by methods of Calibration Techniques Presented by : Daniel Chung Course : ECE1352F Professor : Khoman Phang.
S.Manen– IEEE Dresden – Oct A custom 12-bit cyclic ADC for the electromagnetic calorimeter of the International Linear Collider Samuel.
Mixed Signal Chip LAB.Kyoung Tae Kang Dynamic Offset Cancellation Technique KyoungTae Kang, Kyusun Choi CSE598A/EE597G Spring 2006.
FE8113 ”High Speed Data Converters”. Part 2: Digital background calibration.
FE8113 ”High Speed Data Converters”. Course outline Focus on ADCs. Three main topics:  1: Architectures ”CMOS Integrated Analog-to-Digital and Digital-to-
Data Acquisition ET 228 Chapter 15 Subjects Covered Analog to Digital Converter Characteristics Integrating ADCs Successive Approximation ADCs Flash ADCs.
LCFI meeting 19 th August 2008 TESTING OF CPR2A Mirek Havranek, Peter Murray, Konstantin Stefanov, Stephen Thomas.
Erik Jonsson School of Engineering & Computer Science Redundant SAR ADC Architecture and Circuit Techniques for ATLAS LAr Phase-II Upgrade Ling Du 1, Hongda.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.
L.Royer – Calice Manchester – Sept A 12-bit cyclic ADC dedicated to the VFE electronics of Si-W Ecal Laurent ROYER, Samuel MANEN LPC Clermont-Ferrand.
Analog to Digital Converters
Low Power, High-Throughput AD Converters
1 Quarterly Technical Report II for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.
SKIROC ADC measurements and cyclic ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting Orsay June.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
2/June/2009LHCb Upgrade1 Single ended ADC Differential ADC –Convert single ended signal to differential (use AD8138 amp) –ASIC differential output ADC.
Optimization-based Cross-Layer Design in Networked Control Systems Jia Bai, Emeka P. Eyisi Yuan Xue and Xenofon D. Koutsoukos.
Design of the 64-channel ASIC: update DEI - Politecnico di Bari and INFN - Sezione di Bari Meeting INSIDE, December 18, 2014, Roma Outline  Proposed solution.
1 Progress report on the LPSC-Grenoble contribution in micro- electronics (ADC + DAC) J-Y. Hostachy, J. Bouvier, D. Dzahini, L. Galin-Martel, E. Lagorio,
0 /59 Nyquist Rate ADCs Dr. Hossein Shamsi ECE Dept, K.N. Toosi University of Technology.
Digitization at Feed Through Wu, Jinyuan Fermilab Feb
Erik Jonsson School of Engineering & Computer Science High-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments Yuan Zhou.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting London 2008.
A high speed 10 to 12 bits pipe line ADC, design proposal for ECAL
CI Lecture Series Summer 2010 An Overview of IQ Modulation and Demodulation Techniques for Cavity LLRF Control.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Ivan Perić University of Heidelberg Germany
Hongda Xu1, Yongda Cai1, Ling Du1, Datao Gong2, and Yun Chiu1
A 12-bit low-power ADC for SKIROC
High speed pipelined ADC + Multiplexer for CALICE
A Novel Simulation Approach for Measuring of DC Voltage Offset Influence on Magnetizing Current Even Harmonics in the Power Transformer by Using Dither.
ANALOG-TO-DIGITAL CONVERTERS
High speed 12 bits Pipelined ADC proposal for the Ecal
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
R&D activity dedicated to the VFE of the Si-W Ecal
Pedro Henrique Köhler Marra Pinto and Frank Sill Torres
Basics of Converter Technology
Analog to Digital Converters
Nonlinearities for current-steering DACs
EUDET – LPC- Clermont VFE Electronics
Simple ADC structures.
Simple ADC structures.
Sample & Hold Circuits CSE598A/EE597G Spring 2006
Lesson 8: Analog Signal Conversion
UWB Receiver Algorithm
Turning photons into bits in the cold
Physical Layer Model of the Impact of Bluetooth on IEEE b
Presentation transcript:

Pingli Huang and Yun Chiu A Gradient-Based Algorithm for Sampling Clock Skew Calibration of SHA-less Pipeline ADCs Pingli Huang and Yun Chiu Illinois Center for Wireless Systems Introduction Calibration Algorithm (I) Modern wireless communication systems demand low-power pipeline ADCs Bluetooth, IEEE 802.11a/b/g, DVB-T, and etc. SHA-less pipeline ADC can be used in IF sampling applications for DVB-T systems Pipeline ADC architectural power efficiency SHA-less multi-bit-per-stage architecture is the most power efficient Severe performance degradation at high input frequencies due to sampling clock skew Without sampling clock skew, residues are bounded between ±Vref/2 With sampling clock skew, some residues are pushed exceeding ±Vref/2 Sampling clock skew in SHA-less Architecture Effectively creates dynamic offsets in the sub-ADC Problem exacerbates with large input slew rates Proposed approach Calibrate sampling clock skew Improve the viability of SHA-less multi-bit-per-stage architecture at high input frequencies ADC Conversion errors occur when residues exceed ±Vref The larger the sampling clock skew, the more residues exceed ±Vref/2 Calibration Algorithm (II) Calibration implementation Two sub-ADC sampling timings are initially apart, with S/H sampling timing in between. About 1800 gates, 8-bit digital delay control, 2000-Sample/update The sub-ADC timing resulting in more out-of-bound residues is stepped towards the other In steady state, both sub-ADC timings converge to the S/H sampling timing. Simulation Results Convergence of the algorithm Conversion error free in tracking Simulation Setup Simulator SIMULINK Simulated architecture 2.5-b/s with calibration Sine-wave Input signal Full range 500 MHz Comparator offset (σ) 15 mV Comparator noise (σ) 5 mV Clock skew among comparators (σ) 5 ps LSB size of the digital delay line 4 ps No. of samples observed per update 1000 1: error 0: correct