ACOE101: Freshman Computer Engineering Fall 2018

Slides:

Advertisements

Similar presentations

5.5 Encoders A encoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes.

Advertisements

CDA 3100 Recitation Week 10.

1 Combinational Logic Design&Analysis. 2 Introduction We have learned all the prerequisite material: – Truth tables and Boolean expressions describe functions.

Lecture #9 EGR 277 – Digital Logic

1 Homework Reading –Tokheim, Section 5-10, 7-4 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.

ENGIN112 L13: Combinational Design Procedure October 1, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 13 Combinational Design Procedure.

Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

Design Of Combinational Logic Circuits

Chapter 3 Combinational Logic Design

Week 3- slide 1 EE 231 Digital Electronics Fall 01 Gate Logic: Two-Level Simplification K-Map Method Examples F = A asserted, unchanged B varies G = B’,

Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.

AOI Logic Implementation

ECE 320 Homework #6 Derive the state table and state diagram of the sequential circuit of the Figure below. What is the function of the circuit? A’ A.

Boolean Algebra and Logic Simplification

Lecture 3: Incompletely Specified Functions and K Maps CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer.

Digital Design Lecture 10 Sequential Design. State Reduction Equivalent Circuits –Identical input sequence –Identical output sequence Equivalent States.

Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.

Introduction to Computer Science David Goldschmidt, Ph.D. Computer Science The College of Saint Rose CIS September 6, 2007.

Sahar Mosleh PageCalifornia State University San Marcos 1 Multiplexer, Decoder and Circuit Designing.

Digital Electronics Understanding truth tables. AND gate How many lines did a 2-input AND gate truth table have? ABZ (output) Answer:4.

ABCDNumber = Off 1 = On Binary Coded Decimal (BCD)

KARNAUGH MAP – Digital Circuit 1 Choopan Rattanapoka.

Erik Jonsson School of Engineering and Computer Science FEARLESS Engineeringwww.utdallas.edu/~pervin EE/CE 2310 – HON/002 Introduction to Digital Systems.

AOI Logic Implementation

ACOE1611 Combinational Logic Circuits Reference: M. Mano, C. Kime, “Logic and Computer Design Fundamentals”, Chapter 2.

Combination of logic gates  Logic gates can be combined to produce more complex functions.  They can also be combined to substitute one type of gate.

Assignment 8 solutions 1) Design and draw combinational logic to perform multiplication of two 2-bit numbers (i.e. each 0 to 3) producing a 4-bit result.

Universal college of engineering & technology. .By Harsh Patel)

IB Computer Science – Logic

Digital Integrated Circuit Design Laboratory Department of Computer Science and Information Engineering National Cheng Kung University Experiment on digital.

Computer Architecture

Designing Combinational Logic Circuits

CEC 220 Digital Circuit Design

School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.

CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. De Morgan’s Theorem De Morgan’s Theorem.

Combinational Logic Analysis. Basic Combinational Logic Circuits AND-OR logic AND-OR logic AND-OR logic produces an SOP expression. AND-OR logic produces.

Programming for GCSE Topic 9.2: Circuits for Adding T eaching L ondon C omputing William Marsh School of Electronic Engineering and Computer Science Queen.

ACOE161Digital Circuit Design1 Design Of Combinational Logic Circuits.

Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.

Digital Logic Design. Truth Table  Logic Circuit 1. Start with truth table 2. When your output is a 1, figure out the combination of inputs, ANDs, and.

1 CSE370, Lecture 7 Lecture 9 u Logistics n HW3 posted, due on Friday n Lab3 this week u Last lecture n Verilog u Last last lecture n K-maps examples n.

Combinational Logic Circuits

CHAPTER 1 : INTRODUCTION

Digital Logic Design 1st Exam Solution

Combinational Circuit Design

Computer Architecture CST 250

KS4 Electricity – Electronic systems

KS4 Electricity – Electronic systems

Digital Design Fundamentals

Karnaugh Maps (K-Maps)

Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.

Schematics 201 Lecture Topic: Electrical Symbols

Week 7: Gates and Circuits: PART II

Homework Reading Tokheim, Section 5-10, 7-4.

Princess Sumaya University

AOI Logic Implementation

KS4 Electricity – Electronic systems

13 Digital Logic Circuits.

ECB2212-Digital Electronics K-Map

Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y

Lecture 9 Logistics Last lecture Last last lecture Today

XOR Function Logic Symbol  Description  Truth Table 

Principles & Applications

Half & Full Subtractor Half Subtractor Full Subtractor.

Laws & Rules of Boolean Algebra

Half & Full Subtractor Half Subtractor Full Subtractor.

SYEN 3330 Digital Systems Chapter 2 – Part 1 SYEN 3330 Digital Systems.

Presentation transcript:

ACOE101: Freshman Computer Engineering Fall 2018 Assignment #2: Digital Circuits Date Due: 15/01/2019 Student’s Name: Student ID: Grade Q1 Q2 Q3 Q4 Q5 Total ACOE101 - Fall2018

Q1: Draw the logic diagrams for the following expressions : The decimal system needs ten distinct symblos or states0 to 9. This can not be supported by digital electronics. ACOE101 - Fall2018 Costas Kyriacou

Q2: Find the truth table, expression and SoP for the following circuit: ACOE101 - Fall2018 Costas Kyriacou

Q3: Find the truth table, expression and SoP for the following circuit: ACOE101 - Fall2018 Costas Kyriacou

Q4: Fill up the truth table and timing diagram for the circuit below: The decimal system needs ten distinct symblos or states0 to 9. This can not be supported by digital electronics. ACOE101 - Fall2018 Costas Kyriacou

Question 5: Multi-output circuits (2-bit Multiplier) Design a 4-input (A,B,C,D) digital circuit that will give at its output a binary number equal to the product of the binary numbers formed by the inputs (AB) and (CD). A B C D 2-bit Multiplier S3S2S1S0 = (A1A0) x (B1B0) A1 A0 B1 B0 S3 S2 S1 S0 X Y W Z ACOE101 - Fall2018

Question 5: 2-bit Multiplier (Truth table and K-maps) C D X Y W Z 1 X = Σ(.. CD AB 00 01 11 10 Y = Σ(.. CD AB 00 01 11 10 W = Σ(.. CD AB 00 01 11 10 Z = Σ(.. CD AB 00 01 11 10 ACOE101 - Fall2018

Question 5: 2-bit Multiplier (Logic Expressions and Circuit Diagram) ACOE101 - Fall2018 Costas Kyriacou