Simplification of Boolean Functions using K-Maps

Slides:



Advertisements
Similar presentations
Techniques for Combinational Logic Optimization
Advertisements

Chapter 3 Gate-Level Minimization
Digital Logic Design Gate-Level Minimization
KU College of Engineering Elec 204: Digital Systems Design
Combinational Logic Circuits Chapter 2 Mano and Kime.
Gate-Level Minimization
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
KARNAUGH MAP Introduction Strategy for Minimization Minimization of Product-of-Sums Forms Minimization of More Complex Expressions Don't care Terms 1.
Gate-level Minimization
©2004 Brooks/Cole FIGURES FOR CHAPTER 5 KARNAUGH MAPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter in the.
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR 1 Simplification of SOP Expression Prime Implicant (PI) is a product which is obtained from the number of maximum.
CSE-221 Digital Logic Design (DLD)
Gate-Level Minimization1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
ENEE244-02xx Digital Logic Design Lecture 10. Announcements HW4 assigned, due 10/9.
ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.
ECE 301 – Digital Electronics Karnaugh Maps and Determining a Minimal Cover (Lecture #8) The slides included herein were taken from the materials accompanying.
SYEN 3330 Digital Systems Jung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 5.
Simplifying Boolean Expressions Using K-Map Method
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
Digital Logic and Design Vishal Jethva Lecture No. 10 svbitec.wordpress.com.
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Logic and Computer Design Simon Petruc-Naum CS 147 – Dr. S.M. Lee.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
ACOE1611 Combinational Logic Circuits Reference: M. Mano, C. Kime, “Logic and Computer Design Fundamentals”, Chapter 2.
Karnaugh map minimization Basic Terms (1) minterm maxterm - a single 1 - a single 0 1. implicant
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Computer Organization CSC 405 Quine-McKluskey Minimization.
Combinational Logic Part 2: Karnaugh maps (quick).
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
PRASAD A. PAWASKAR SPN. NO DETE 2 SEMESTER lec1-11.
ENEE244-02xx Digital Logic Design Lecture 12. Announcements HW4 due today HW5 is up on course webpage. Due on 10/16. Recitation quiz on Monday, 10/13.
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Simplification of switching functions Simplify – why? –Switching functions map to switching circuits –Simpler function  simpler circuit –Reduce hardware.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
ECE/CS 352 Digital System Fundamentals1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 – Part 5 Tom Kaminski & Charles R. Kime.
1 Gate Level Minimization EE 208 – Logic Design Chapter 3 Sohaib Majzoub.
Karnaugh Maps (K maps).
CEC 220 Digital Circuit Design Implicants Wed, Sept. 23 CEC 220 Digital Circuit Design Slide 1 of 10.
©2010 Cengage Learning SLIDES FOR CHAPTER 5 KARNAUGH MAPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.
Gate-Level Minimization
ECE 2110: Introduction to Digital Systems
Computer Organisation
3-7 Other Two-level Implementations
ECE 3110: Introduction to Digital Systems
Plotting functions not in canonical form
ECE/CS 352 Digital Systems Fundamentals
ECE 2110: Introduction to Digital Systems
EEL 3705 / 3705L Digital Logic Design
ECE 331 – Digital System Design
Karnaugh Maps (K-Maps)
Optimized Implementation of Logic Function
Dr. Clincy Professor of CS
CSE140 HW2 Preparation Xinyuan Wang 04/20/2018.
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
SYEN 3330 Digital Systems Chapter 2 – Part 4 SYEN 3330 Digital Systems.
Karnaugh Mapping Digital Electronics
SYEN 3330 Digital Systems Chapter 2 – Part 5 SYEN 3330 Digital Systems.
Chapter 3 Gate-level Minimization.
MINTERMS and MAXTERMS Week 3
COE 202: Digital Logic Design Combinational Logic Part 3
Minimization of Switching Functions
Overview Part 2 – Circuit Optimization
Karnaugh Maps (K maps).
Circuit Simplification and
Computer Architecture
Presentation transcript:

Simplification of Boolean Functions using K-Maps 28-1-2013

Introduction Is a pictorial form of a truth table or as an extension of the Venn diagram First proposed by Veitch and slightly modified by Karnaugh Also known as Veitch diagram or Karnaugh Map. Each square in K-map represents one minterm.

Two variable Map Three variable Map

Example 1 Simplify the Boolean function F = Σ(2,3,4,5)

Example 2

4-variable K-Map

Example 1

Example 2

Prime Implicant A prime implicant is a product term obtained by combining the maximum possible number of adjacent squares in the map If a minterm in a square is covered by only one prime implicant, that prime implicant is said to be essential

Example

References M.Morris Mano, Michael D. Ciletti, “Digital Design”, 4e, 2007