FAN3180 Single 2-A Gate Driver with 3.3-V 15-mA LDO

Slides:



Advertisements
Similar presentations
Chapter 3 (part 1) Basic Logic Gates 1.
Advertisements

Digital Components Introduction Gate Characteristics Logic Families
Selected Design Topics. Integrated Circuits Integrated circuit (informally, a chip) is a semiconductor crystal (most often silicon) containing the electronic.
The World Leader in High Performance Signal Processing Solutions New SOT supervisors.
IRS2980 Buck LED Driver Peter Green Under embargo until 10/25/11.
Powering CoolRunner™ -II CPLDs. Quick Start Training Agenda Regulator Overview – Linear vs. Switching – Linear Regulators – Switching Regulators CoolRunner-II.
Chapter 6 – Selected Design Topics Part 1 – The Design Space Logic and Computer Design Fundamentals.
TIMERS.
MARS MV converter input plane design and implementation Shuai Lu, Prof El-Sharkawi EE, University of Washington March 29, 2005.
Renesas Electronics Europe GmbH A © 2010 Renesas Electronics Corporation. All rights reserved. RL78 Clock Generator.
Bootstrapped Full-Swing CMOS Driver for Low Supply Voltage Operation Speaker : Hsin-Chi Lai Advisor ︰ Zhi-Ming Lin National.
CLIC and ILC Power Distribution and Power Pulsing Workshop Summary Document 10/5/2011G. Blanchot1.
Automatic accident avoiding system PROJECT MEMBERS MUTHUKUMAR.K (05ME33) SAKTHIDHASAN.S (05ME39) SAKTHIVEL.N (05ME40) VINOTH.S (05ME56) PROJECT GUIDE:
High-side & Low-side and Half-Bridge Drivers October 2015
1394b Gigabit Ethernet The transmitter Group (G8) Design Proposal Mubin Ansari Zubair P. Siddiqui February 14, 2002.
A complete DC/DC converter ASIC for LHC upgrades S. Michelis, F. Faccio, G. Blanchot, I. Troyano CERN PH-ESE S.Saggini University of Udine, Italy Twepp.
Timing Behavior of Gates
© Date: 10/07 vinvin Product Presentation High-Speed, Microcontroller-adaptable, PWM Controller MCP1631 October 2007.
IC 4017 Pin Configuration And Application
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
CMOS OUTLINE » Fan-out » Propagation delay » CMOS power consumption.
High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology
RASH DRIVING WARNING SYSTEM FOR HIGHWAY POLICE
Logic Families.
SOFT START OF 3 PHASE INDUCTION MOTOR BY USING 2 NUMBERS BACK TO BACK SCRS IN EACH PHASE Submitted by:
COMP541 Transistors and all that… a brief overview
INDUSTRY’S SMALLEST PFC BOOST IC
An Introduction to Silego's Ultra Low RDSON Integrated Power Switches
Key Stage ic Using a (555 IC) as a Monostable / Astable Circuit 555 IC Live Wire / PCB Wizard - (555 IC) Circuit RA Moffatt.
Electronic Devices Ninth Edition Floyd Chapter 17.
POWER AMPLIFIERS C 48:4 LAB.GRUPPEN NAME MODEL 제조사 General
EI205 Lecture 3 Dianguang Ma Fall, 2008.
An FPGA Implementation of a Brushless DC Motor Speed Controller
555 Timer EEE DEPARTMENT KUMPAVAT HARPAL( )
3 PHASE SEQUENCE CHECKER BY LED INDICATION
An Introduction to Silego's High Voltage Integrated Power Switches
Digital Fundamentals Floyd Chapter 7 Tenth Edition
Integrated Circuits.
Chapter 13 Linear-Digital ICs
What is an Op-Amp Low cost integrating circuit consisting of:
Chapter E –Transistors and H-Bridges
EI205 Lecture 15 Dianguang Ma Fall 2008.
INTELLIGENT ENERGY SAVING SYSTEM USING PIC MICROCONTROLLER
Overview Part 1 – The Design Space
High Current V-I Circuits
Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2
Power Market Drivers Developing leading-edge technology to exceed current and future design trends Energy efficiency as a major design specification Regulations.
Chapter 7 Latches, Flip-Flops, and Timers
Lecture No. 7 Logic Gates Asalam O Aleikum students. I am Waseem Ikram. This is the seventh lecture in a series of 45 lectures on Digital Logic Design.
Digital Computer Electronics TTL
OUTLINE » Fan-out » Propagation delay » CMOS power consumption
Rugged Dual Channel Low-Side Driver IC for Automotive Applications
ELEC207 Linear Integrated Circuits
Digital Integrated Circuits CMOS I: Static Characteristics
Schmitt Trigger Circuits
Copier Jam Detector Design Problem
Chapter – 2 Logic Families.
Fairchild Low-Side Gate Drivers
Digital Fundamentals Floyd Chapter 1 Tenth Edition
PHASE SEQUENCE CHECKER
Mark Bristow CENBD 452 Fall 2002
COMP541 Transistors and all that… a brief overview
LX1994 – High efficiency LED Driver
FAN5622/4/6:. 2, 4 and 6 Channel Linear. LED Drivers with Single-
Low-Voltage PMOS-NMOS Bridge Drivers FAN3268 and FAN3278 Sales Fighting Guide With non-inverting and inverting logic channels, Fairchild Semiconductor’s.
Analog Mixed Signal Fairchild Semiconductor
FAN3268 and FAN3278 Low-Voltage Bridge Drivers
FAN5358 2MHz, 500mA, SC70 Synchronous Buck Regulator
Drive Module System Solution
FAN324x Family of Smart Relay Drivers
Presentation transcript:

FAN3180 Single 2-A Gate Driver with 3.3-V 15-mA LDO Gate Driver with LDO for MCU Power March, 2013

FAN3180: Single 2-A Driver + 3.3-V LDO Applications Gate Drive with Power for the MCU Switched-Mode Power Supplies, Consumer Electronics, Portable Hand Tools LDO 3.3-V, 15-mA Output ±1% at 25oC, ±2.5% Total Variation Gate Driver +2.8-A Peak Drive Current at VDD = 12 V +2.4-A/-1.8-A at VOUT = 6 V 23-ns Typical Prop. Delay Times 19-ns tF / 13-ns tR with 1nF Load MillerDrive™ Gate Drive Technology General 5-V to 18-V Operating Range Controlled Startup and Shutdown VON, VOFF UVLO of 4.75 V and 4.55 V 200-µA Maximum Total Static Current 5-Pin SOT-23 Package –40oC to 125oC Operation Many applications use a combination of a microcontroller (MCU) and a gate driver. In these configurations, an external low-dropout regulator (LDO) is needed to power the MCU. The FAN3180 integrates a 3.3-V output voltage regulator to power the microcontroller or ASICs.

FAN3180: Controlled Startup and Shutdown Edge-trigger operation: Output switching only begins after the first VALID rising edge of the input signal (prevents incomplete output pulse at startup and re-startup) Controlled Shutdown When VDD is removed and falls below UVLOOFF, the output immediately terminates regardless of the VIN signal state. VDD Applied when VIN = HIGH Turn Off During VIN = HIGH

FAN3180: Transitioning from Existing Designs Many applications use a gate driver (such as FAN3100) with an external LDO to power a microcontroller (MCU) Designs can transition to the FAN3180 easily saving component count, board space, design time, and cost. For FAN3100TSX designs, four of the five pins are the same as FAN3180. The IN- input (pin 4 on the FAN3100) has been replaced with 3V3 LDO output on the FAN3180. The two diagrams show typical application examples of both the FAN3100 and FAN3180 designs powering a microcontroller. FAN3100 LS Driver and an External LDO FAN3180 with Integrated LDO

Fairchild’s High-Speed Low-Side Gate Driver Family Type Configuration Part Num In. Thres. Packages Released Single 1A Dual Input (CMOS); Non-Inv (Ext) FAN3111 CMOS, Ext SOT23-5 Yes Single 2A Dual Input (+ & -) FAN3100 CMOS, TTL SOT23-5, MLP-6 Single Non-Inverting, 3V3 LDO FAN3180 TTL Dual 2A Dual Inverting FAN3216 SOIC-8 Dual Non-Inverting FAN3217 Dual Inverting + Dual Enable FAN3226 SOIC-8, MLP-8 Dual Non-Inverting + Dual Enable FAN3227 FAN3229 Dual 4A FAN3213 FAN3214 FAN3223 FAN3224 FAN3225 Single 9A Single Inverting + Enable FAN3121 Single Non-Inverting + Enable FAN3122 Bridge 2A 20V Bridge Driver + Dual Enables FAN3268 30V Bridge Driver + Dual Enables FAN3278 FAN3180 is part of Fairchild’s comprehensive High-Speed Low-Side Gate Driver family. CMOS = VDD Ratio Thresholds (Approximately 38% and 55%). Ext = Thresholds proportional to an external reference voltage.

twitter.com/fairchildSemi www.facebook.com/FairchildSemiconductor www.fairchildsemi.com/engineeringconnections