The Road Warrior: first use of the Pulsar for SVT

Slides:



Advertisements
Similar presentations
Slink TX Slink merger Teststand setup Slink merger firmware and testing Firmware features - DAQ RAMs for saving out input and output data - Possible to.
Advertisements

The Road Warrior: first use of the Pulsar for SVT Elena Pedreschi, Marco Piendibene, Franco Spinella The problem: 5/5 + XFT To raise efficiency SVT can.
LAV contribution to the NA62 trigger Mauro Raggi, LNF ONLINE WG CERN 9/2/2011.
Jan. 2009Jinyuan Wu & Tiehui Liu, Visualization of FTK & Tiny Triplet Finder Jinyuan Wu and Tiehui Liu Fermilab January 2010.
Pulsar Teststand Room -- Pulsar was initially designed as a teststand tool In God we trust, everything else we test Ted for the Pulsar Group(s) With Pulsar.
MICE Tracker Front End Progress Tracker Data Readout Basics Progress in Increasing Fraction of Muons Tracker Can Record Determination of Recordable Muons.
EE 141 Project 2May 8, Outstanding Features of Design Maximize speed of one 8-bit Division by: i. Observing loop-holes in 8-bit division ii. Taking.
I.1 ii.2 iii.3 iv.4 1+1=. i.1 ii.2 iii.3 iv.4 1+1=
Summary Ted Liu, FNAL Feb. 9 th, 2005 L2 Pulsar 2rd IRR Review, ICB-2E, video: 82Pulsar
1 Pulsar firmware status June 11th, 2004 Slink format Transmitter firmware Transmitter firmware status Receiver firmware overview Receiver firmware status.
I.1 ii.2 iii.3 iv.4 1+1=. i.1 ii.2 iii.3 iv.4 1+1=
SVT L.Ristori1 SVT Workshop July 22, 2003 Summary (1) Minimal upgrade for run IIb silicon –Detailed bit level format for hits from HF’s to Mergers needs.
MICE Tracker Readout Increased Data Readout Rate VLSB Development 16 AFE II t boards 8 Visible Light Photon Counter (VLPC) cassettes 4 cryostats.
Simulation Tasks  Understanding Tracking  Understanding Hardware 1.Two types of tasks: a.Implementing known functions in ATLAS framework b.Understanding.
SVT workshop October 27, 1998 XTF HB AM Stefano Belforte - INFN Pisa1 COMMON RULES ON OPERATION MODES RUN MODE: the board does what is needed to make SVT.
14/November/2002 CF NSS2002 in Norfolk, Virginia, USA 1 The First Integration Test of the ATLAS End-cap Muon Level 1 Trigger System Introduction Overview.
Level 3 Muon Software Paul Balm Muon Vertical Review May 22, 2000.
Some features of V1495 Shiuan-Hal,Shiu Everything in this document is not final decision!
CSC EMU Muon Sorter (MS) Status Plans M.Matveev Rice University August 27, 2004.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
Svtsim status Bill Ashmanskas, CDF simulation meeting, Main authors: Ashmanskas, Belforte, Cerri, Nakaya, Punzi Design goals/features: –main.
17-Aug-00 L.RistoriCDF Trigger Workshop1 SVT: current hardware status CRNowFinal Hit Finders64242 Mergers31616 Sequencers2312 AMboards4624 Hit Buffers21212.
Studies on stand-alone Si tracking with SVT Alberto, Alessandro, Pierluigi.
The CDF Online Silicon Vertex Tracker I. Fiori INFN & University of Padova 7th International Conference on Advanced Technologies and Particle Physics Villa.
For more information on Pulsar board: Burkard Reisert (FNAL) Nov. 7 th, 2003 PULSAR Production Readiness.
AMB HW LOW LEVEL SIMULATION VS HW OUTPUT G. Volpi, INFN Pisa.
5/7/2004Tomi Mansikkala User guide for SVT/XTRP TX firmware v1.0 XTRP out Control FPGA Tomi: - Introduction - Control bit descriptions - Test Pattern format.
Simple ideas on how to integrate L2CAL and L2XFT ---> food for thoughts Ted May 25th, 2007.
ALU (Continued) Computer Architecture (Fall 2006).
Project Overview Ted Liu Fermilab Sept. 27 th, 2004 L2 Pulsar upgrade IRR Review
7/20/04Director's Review - SVT Upgrade1 Silicon Vertex Trigger (SVT) Upgrade J. Adelman, I. Furic, Y.K. Kim, M. Shochet, U.K. Yang (Chicago) T. Liu (Fermilab)
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
CERN, 18 december 2003Coincidence Matrix ASIC PRR Coincidence ASIC modifications E.Petrolo, R.Vari, S.Veneziano INFN-Rome.
Pulsar Status For Peter. L2 decision crate L1L1 TRACKTRACK SVTSVT CLUSTERCLUSTER PHOTONPHOTON MUONMUON Magic Bus α CPU Technical requirement: need a FAST.
SVT Nov 7, 2002Luciano Ristori - Vertex2002_7Nov02.ppt1 SVT The CDF Silicon Vertex Trigger Vertex 2002 Luciano Ristori Istituto Nazionale di Fisica Nucleare.
US Peripheral Crate VMEbus Controller Ben Bylsma EMU – ESR CERN, November 2003.
TEL62 AND TDCB UPDATE JACOPO PINZINO ROBERTO PIANDANI CERN ON BEHALF OF PISA GROUP 14/10/2015.
The SVT Bypass (not for review) 1.Hardware description; 2.Possible applications; 3.Technical feasibility; 4.Hardware requirements/needs; estimate on firmware/software.
SVT workshop October 27, 1998Stefano Belforte - INFN Pisa1 SVT Vertical Slice Test Goals Schedule Hardware to be tested Software  pre-existing  developed.
L2toTS Status and Phase-1 Plan and Pulsar S-LINK Data Format Cheng-Ju Lin Fermilab L2 Trigger Upgrade Meeting 03/12/2004.
L2 CAL Status Vadim Rusu For the magnificent L2CAL team.
Performances of the upgraded SVT The Silicon Vertex Trigger upgrade at CDF J.Adelman 1, A.Annovi 2, M.Aoki 3, A.Bardi 4, F.Bedeschi 4, S.Belforte 5, J.Bellinger.
November 15, 2005M Jones1 Track Lists in Level 2 Outputs from SLAM provide lists of tracks faster than the current path to SVT and Level 2 via XTRP Sparsify.
Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:
Calliope-Louisa Sotiropoulou FTK: E RROR D ETECTION AND M ONITORING Aristotle University of Thessaloniki FTK WORKSHOP, ALEXANDROUPOLI: 10/03/2014.
DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.
Firmware development for the AM Board
IAPP - FTK workshop – Pisa march, 2013
Initial check-out of Pulsar prototypes
Pulsar 2b AMchip05-based Pattern Recognition Mezzanine
OLD LOGIC AMBSlim5.
* Initialization (power-up, run)
Sector logic firmware and G-link Merger board designs
Pending technical issues and plans to address and solve
Multilevel Memories (Improving performance using alittle “cash”)
SLP1 design Christos Gentsos 9/4/2014.
Overview of the ATLAS Fast Tracker (FTK) (daughter of the very successful CDF SVT) July 24, 2008 M. Shochet.
CMS EMU TRIGGER ELECTRONICS
Pulsar WG Meeting (C-J Lin)
eXtremely Fast Tracker; An Overview
FTK variable resolution pattern banks
14-BIT, 125MHz ADC Module Pedestal Subtraction Mircea Bogdan
Out-of-Order Commit Processor
Changes in Level 1 CSC Trigger in ORCA by Jason Mumford and Slava Valuev University of California Los Angeles June 11,
The CMS Tracking Readout and Front End Driver Testing
August 19th 2013 Alexandre Camsonne
Sector Processor Status Report
Fiber Optic Transciever Buffer
CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.
XFT2B: Plans and Tasks XFT Workshop FNAL 19 December 2003; p.1.
Presentation transcript:

The Road Warrior: first use of the Pulsar for SVT The problem: 5/5 + XFT To raise efficiency SVT can run in 4/5 mode + XFT. But … the tracks with all the 5/5 hits come outs from the AM 6 times (about 70 % of roads are ghosts) The TF receives each track and process it -> replicate tracks are processed 6 times -> this takes to much time to make 4/5 mode usable One possible solution is to flag each replicated track, so that the TF can skip it. The Road Warrior firmware, implemented in the Pulsar , performs this function

How it is done ? We implement a pseudo-CAM (or a simple AM) : ROAD-PACKET: I LAYER II LAYER III LAYER IV LAYER OUT TO TF V LAYER STORE EACH HIT IN A TMP REGISTER, IN THE RIGHT POSITION XFT ROAD PHI 1 I LAYER II LAYER III LAYER IV LAYER V LAYER XFT I LAYER II LAYER III LAYER IV LAYER V LAYER XFT I LAYER II LAYER III LAYER IV LAYER V LAYER XFT I LAYER II LAYER III LAYER IV LAYER V LAYER XFT I LAYER II LAYER III LAYER IV LAYER V LAYER XFT IF MATCH = 1 : PHI = 0xF ELSE STORE TMP_WORD TO NEXT AVAILABLE AM PATTERN MATCH IF : AT LEAST 4/5 HITS + XFT

The logic is implemented in the Pulsar control FPGA The CAM is 64 words x 108 bits (64 is the maximum number roads/event) It is organized as a 3-stage pipeline The clock runs at 30 Mhz Works without adding any delay, except 3 clocks latency Implements a VME interface, copied from Muon pulsar firmware (thx Sakari) Through VME it is possible to choose a pass-through mode or rw mode 70 % of the control FPGA is used

STATUS/PLANS: The firmware was tested at the SVT teststand in November We have now a pulsar in Pisa and we have replicated what we did at FNAL The nearest plan is to make further tests in Pisa up to the end of march We want to make some beam tests just after the shutdown To test in the real SVT no additional work is necessary: just to enable the road warrior mode and to use the TF with the current firmware, which simply transmits the phi sector without looking at it, then to look at SVTD offline (the right AMS uCODE has to be loaded) The final commissioning requires a slight modification to the TF firmware (already done ? ) We also want to add spy buffers to the firmware, but this is not necessary for the baseline